Browse > Article

Optimizing the Chien Search Machine without using Divider  

An, Hyeong-Keon (Tong Myung University)
Publication Information
Abstract
In this paper, we show new method to find the error locations of received Reed-Solomon code word. New design is much faster and has much simpler logic circuit than the former design method. This optimization was possible by very simplified square/$X^4$ calculating circuit, parallel processing and not using the very complex Divider. The Reed Solomon decoder using this new Chien Machine can be applicated for data protection of almost all digital communication and consumer electronic devices.
Keywords
Reed-Solomon(RS); Decoder; GF($2^4$); Square computing; Digital; Chien search; Divider;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 HKAn," Design Optimization of the Arit hmatic Logic Unit Circuit for the Processor to Determine the Number of Errors in the Reed Solomon Decoder,"Jour.of KICS, pp 649-654 ,2011 Nov.
2 Joschi Brauchle, Ralf Koetter; A Systematic Reed Solomon Encoder with Arbitrary Parity Positions, IEEE GLO BECOM 2009 Proceedings.
3 T.K. Moon, Error Correction Coding: Mathematical Methods and Algorithms, Hoboken, NJ: John Wiley & Sons, Inc., 2005.
4 Hsu; Yueh-Teng, USP7984366 Efficient chien search method in reed-solomon dec oding, and recording medium, Aug.2007
5 M. L.Cury, A.Skjellum, H.L. Ward, "Accelerating Reed-Solomon coding in RAID systems with GPUs", in Parallel and Distributed Processing,2008,IPDPS 2008. IEEE International Symposium on,2008
6 Pusan Patel, "Parallel Multiplier design for Galois/Counter Mode of operation", Univ. of Wateroo Canada, Dep. of EE ,2008 MS Thesis.
7 Paulius Ruzgys, "Analyzing and Implementing a Reed-Solomon decoder in ADSL", 2007 June, MS Thesis,Institute of Electronic systems, Aalborg Univ.,Denmmark.
8 최효진, 지현우, 성원용, "낸드 플래시 메모리오류 정정을 위한 병렬 BCH 복호기의 최적설계", 제16 회 한국반도체학술대회, pp505-506, 2009