1 |
HKAn," Design Optimization of the Arit hmatic Logic Unit Circuit for the Processor to Determine the Number of Errors in the Reed Solomon Decoder,"Jour.of KICS, pp 649-654 ,2011 Nov.
|
2 |
Joschi Brauchle, Ralf Koetter; A Systematic Reed Solomon Encoder with Arbitrary Parity Positions, IEEE GLO BECOM 2009 Proceedings.
|
3 |
T.K. Moon, Error Correction Coding: Mathematical Methods and Algorithms, Hoboken, NJ: John Wiley & Sons, Inc., 2005.
|
4 |
Hsu; Yueh-Teng, USP7984366 Efficient chien search method in reed-solomon dec oding, and recording medium, Aug.2007
|
5 |
M. L.Cury, A.Skjellum, H.L. Ward, "Accelerating Reed-Solomon coding in RAID systems with GPUs", in Parallel and Distributed Processing,2008,IPDPS 2008. IEEE International Symposium on,2008
|
6 |
Pusan Patel, "Parallel Multiplier design for Galois/Counter Mode of operation", Univ. of Wateroo Canada, Dep. of EE ,2008 MS Thesis.
|
7 |
Paulius Ruzgys, "Analyzing and Implementing a Reed-Solomon decoder in ADSL", 2007 June, MS Thesis,Institute of Electronic systems, Aalborg Univ.,Denmmark.
|
8 |
최효진, 지현우, 성원용, "낸드 플래시 메모리오류 정정을 위한 병렬 BCH 복호기의 최적설계", 제16 회 한국반도체학술대회, pp505-506, 2009
|