Browse > Article

Low-power Horizontal DA Filter Structure Using Radix-16 Modified Booth Algorithm  

Shin, Ji-Hye (Graduate School, Sangmyung University)
Jang, Young-Beom (College of Engineering, Sangmyung University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea TC / v.47, no.12, 2010 , pp. 31-38 More about this Journal
Abstract
In tins paper, a new DA(Distributed Arithmetic) tilter implementation technique has been proposed. Contrary to vertical directional calculation of input sample bit format in the conventional DA implementation technique, proposed implementation technique utilizes horizontal directional calculation of input sample bit format. Since proposed technique calculates in horizontal direction, it does not need ROM and utilizes the Modified Booth algorithm. Furthermore proposed technique can be applied to implement the variable coefficients filters in addition to the fixed coefficients filters. Using conventional and proposed techniques, a 20 tap filter is implemented by Verilog-HDL coding. Through Synopsis synthesis tool, it has been shown that 41.6% area reduction can be achieved.
Keywords
DA(Distributed Arithmetic); Radix-16; Modified Booth multiplier;
Citations & Related Records
Times Cited By KSCI : 2  (Citation Analysis)
연도 인용수 순위
1 R. I. Hartley, "Subexpression sharing in filters using canonic signed digit multipliers," IEEE Trans. Circuits and Systems-II: Analog and Digital Signal Processing, vol. 43, No. 10, pp. 677-688, Oct. 1996.   DOI   ScienceOn
2 장영범, 이현정, 문종범, 이원상, "덧셈 프로세서를 사용한 IMT-2000 인터폴레이션 필터의 저전력 설계 및 구현," 전자공학회논문지, 제42권 SP, 제1호, 79-85쪽, 2005년 1월.   과학기술학회마을
3 조경주, 김원관, 정진균, "Booth 인코더 출력을 이용한 저오차 고정길이 modified Booth 곱셈기 설계," 한국통신학회논문지, '04-2 Vol.29 No.2C pp298-305, 2004년 2월.   과학기술학회마을
4 M. Yagyu, A. Nishihara, and N. Fujii, "Fast FIR digital filter structures using minimal number of adders and its application to filter design," IEICE Trans. Fundamentals of Electronics Communications & Computer Sciences, vol. E79-A No. 8, pp. 1120-1129, Aug. 1996.
5 S. A. White, "Applications of distributed arithmetic to digital signal processing: A tutorial review," IEEE ASSP Magazine, pp. 4-19, July 1989.
6 A. Sinha and M. Mehendale, "Improving area efficiency of FIR filters implemented using distributed arithmetic," Proc. Eleventh International Conference on VLSI Design, pp. 104-109, 1998.
7 임인기, 정희범, 김경수, 김환우, "IMT-2000 시스템을 위한 승산기를 사용하지 않는 인터폴레이션 FIR 필터 구현," 한국통신학회논문지, '02-10 Vol.27 No.10C pp.1008-1014, 2002년 10월.
8 K. Hwang, Computer Arithmetic: Principles, Architecture, and Design, New York: Wiley, 1979.