Browse > Article

Efficient IFFT Design Using Mapping Method  

Jang, In-Gul (Div. of Electronic & Information Engineering Chonbuk University)
Kim, Yong-Eun (Div. of Electronic & Information Engineering Chonbuk University)
Chung, Jin-Gyun (Div. of Electronic & Information Engineering Chonbuk University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea TC / v.44, no.11, 2007 , pp. 11-18 More about this Journal
Abstract
FFT(Fast Fourier Transform) processor is one of the key components in the implementation of OFDM systems such as WiBro, DAB and UWB systems. Most of the researches on the implementation of FFT processors have focused on reducing the complexities of multipliers, memory and control circuits. In this paper, to reduce the memory size required for IFFT(Inverse Fast Fourier Transform), we propose a new IFFT design method based on a mapping method. By simulations, it is shown that the reposed IFFT design method achieves more than 60% area reduction and much SQNR(Signal-to-Quantization-Noise Ratio) gain compared with previous IFFT circuits.
Keywords
IFFT; Mapping; Quantization; Memory; Radix-2i;
Citations & Related Records
연도 인용수 순위
  • Reference
1 S. He and M. Torkelson, 'Designing pipeline FFT processor for OFDM (de)Modulatioin,' in Proc. IEEE URSI Int. Symp. Signals, Syst., Electron., pp. 257-262, 1998
2 TTAS.KO-06.0064R1, 2.3GHz 휴대인터넷 표준(물리계층), 한국정보통신기술협회, Dec. 2004
3 J. Melander, 'Design of SIC FFT Architectures, Linkoping Studies in Science and Technology,' Thesis No. 618, LinKoping University, Sweden, 1997
4 J. Y. Oh and M. S. Lim, 'New radix-2 to the 4th power pipeline FFT processor,' IEICE Trans. Electron., vol.E88-C, no. 8, pp.1740-1746, Aug. 2005   DOI
5 El-Khashab, A. M., Swartzlander, E. E., Jr. 'A modular pipelined implementation of large fast Fourier transforms,' IEEE Transactions on Signals, Systems and Computers, vol. 2, pp. 995-999, 2002
6 John A. C. Bingham, 'Multicarrier Modulation for Data Trans- mission: An Idea Whose Time Has Come,' IEEE Commun. Mag., Vol.28, no.5, pp 5-14, May 1990   DOI   ScienceOn
7 E. H. Wold, A. M. Despain, 'Pipeline and Parallel Pipeline FFT Processors for VLSI Implementation,' IEEE Trans. Comput., C-33(5), pp.414-426, May 1984   DOI   ScienceOn
8 Thoms Lenart and Viktor Owall, 'A Pipelined FFT Processor using Data Scaling with Reduced Memory Requirements', In Proc. NORCHIP, 2002
9 S. Yu and E. E. Swartzlander, Jr., 'A pipelined architecture for the multidimensional DFT,' IEEE Transactions on Signal Processing, vol. 49, pp. 2096-2102, 2001   DOI   ScienceOn