1 |
Sung Yong Park, Hyun Ho Cho and Kwang Sub Yoon, 'A 3.3V-110MHz 10-Bit CMOS Current-Mode DAC,' 2002 IEEE Asia Pacific Conference on ASIC Proceeding, pp. 173-173, 2002
DOI
|
2 |
Ji Hyun Kim and Kwang Sub Yoon, 'An 8-bit CMOS 3.3-V 65MHz Digital to Analog Converter with a Symmetric Two-stage Current Cell Matrix Architecture' IEEE Transaction on circuits and Systems II, vol 45. Dec. 1998
DOI
ScienceOn
|
3 |
M. Pelgrom, A. Duinmaijer, and A. Welbers, 'Matching Properties of MOS Transistors,' IEEE J. Solid-State Circuits, vol.24, No.5 pp. 1433-1440, Oct. 1989
DOI
ScienceOn
|
4 |
A. Van den Vosch, M. Steyaer, and W. Sansen, 'The Extraction of Transistor Misnatch Parameter : The CMOS Current-Steering D/A Converter as a Test Structure,' ISCAS, vol.2, pp.II745-II748, 2000
|
5 |
Jussi Pirkkalaniemi,Mikko Waltari, Marko Kosunen, Lauri Srnanen and Kari Halonen, 'A 14-bit, 40MS/s DAC with Current Mode Deglitcher,' ISCAS, vol.1, pp.I-121-I-124, 2002
DOI
|
6 |
Behzad Razavi, Principles of Data Conversion System Design, IEEE PRESS 1995
|
7 |
Yijun Zhou and jiren Yuan, 'An 8-Bit 100-MHz Low Glitch Interpolation DAC,' ISCAS, vol.4, pp.116-119, May, 2001
DOI
|
8 |
Ki-Hong Ryu, Sung Young Park and Kwang Sub Yoon, 'A 3.3V 12-Bit High-Speed Current Cell Matrix CMOS DAC,' J. Korean Phys. Soc, vol.39, No.1, pp. 127-131, July, 2001
|
9 |
A. Van den Bosch, Marc A. F. Borrenmans, M. Steyaert and W. Sansen, 'A 10bit 1GSample/s Nyquist Current Steering CMOS D/A Converter,' IEEE J. Solid-State Circuits, vol.36, No.3, pp.315-324, Mar, 2001
DOI
ScienceOn
|