1 |
Shu Lin, Daniel J. Costello,Jr., 'Error Control Coding', Prentice-Hall, pp.240-261(2004)
|
2 |
Hsu, I.K., I.S.Reed, 'The VLSI Implementation of a Reed-Solomon Encoder Using Berlekamp's Bit-Serial Multiplier Algorithm', IEEE Trans. On Computer, Vol.C-33, No.10, pp.906-911(1984)
DOI
|
3 |
Kwang Y.Liu, 'Architecture for VLSI design of Reed-Solomon Decoders', IEEE Transactions on Computers. Vol.33, No.2, Feb. 1984
DOI
|
4 |
岡野傳: 'ROM used 2 to 3 error correcting BCH Decoder Improvement', 信學技報 ,AL 82-56 (1982)
|
5 |
Sunghoon Kwon and Hyunchul Shin, 'Anareaefficient VLSI architecture of Reed-Solomon decoder/encoder for digital VCRs', IEEE Transactions on Consumer Electronics, Vol. 43, No.4, Nov. 1997
DOI
ScienceOn
|
6 |
US patent number 5227992, 'Operational Method and Apparatus over GF( ) using a Subfield GF( )', Man-young Lee, Hyeong-Keon An et al., 1993 Jul. 13
|
7 |
Hyeong-Keon An, TS Joo et al, 'The New RS Ecc Codec For Digital Audio and Video', IEEE CES Conference paper, PP112-115, 1992
|
8 |
Lee Man Young, 'BCH coding and Reed-Solomon Coding theory', 1990, Minumsa(Daewoo Academic Press)
|
9 |
Hyeong-Keon An, '2 Error Correcting RS Decoder design', IDEC Conference Paper, 2004
|