1 |
M. Kameyama, and T. higuchi, 'Multiple-Valued Information Processing System and it's realization', Trans. IEICE, vol. J72-A,no.2, pp.198-207, Feb. 1989
|
2 |
K. C. Smith, 'Multiple-valued logic : a tutorial and appreciation, ', IEEE Trans. Comput., pp.17-21, Apr, 1988
DOI
ScienceOn
|
3 |
B. Harking and C. Moraga, 'Efficient Derivation of Reed-Muller Expansions in Multiple-Valued Logic System', IEEE Proc. of International Symposium on Multiple Valued Logic, Sendai Japan,. pp.436-441, May. 1992
DOI
|
4 |
W. Bessilich, 'Efficient computer method for EX-OR logic design', IEE. Proc., Part E, vol. 130, no. 6, pp.203-206, Nov. 1983
|
5 |
M. Kameyama, 'Toward the age of beyondbinary electronics and systems', Proc. IEEE 20th Int. Symposium on Multiple Valued Logic, pp.162-166, May. 1990
DOI
|
6 |
Q. Hong, B. C. Fei, H. M. Wu, M. A. Perkowski, N. Zhaung 'Fast Synthesis for Ternary Reed-Muller Expansion', IEEE Proc. of International Symposium on Multiple Valued Logic, Sacramento, California, USA, pp.14-16, May 1993
DOI
|
7 |
David Green 'Modern Logic Design', Addision-Wesley publishing co, 1986
|
8 |
D. H. Green, 'Ternary Reed-Muller switching functions with fixed and mixed polarity', Int.J.Electronics, vol. 67, no. 5, pp. 761 -775 Nov.1989
DOI
|
9 |
X. Chen and X. Wu, 'The Synthesis of ternary Functions under Fixed polarities and Ternary 12L Circuits', IEEE Proc. of International Symposium on Multiple Valued Logic, Kyoto , Japan , pp.424-429, May, 1983
|
10 |
X. Wu, X. hen, 'Mapping of Reed-Nuller coefficients and the minimization of exclusive OR-switching functions.',IEE. Proc., Part E, vol. 129, no.1, pp.15-20, Jan. 1982
|