Browse > Article

The Cell Resequencing Buffer for the Cell Sequence Integrity Guarantee for the Cyclic Banyan Network  

박재현 (중앙대학교 공과대학 컴퓨터공학과)
Publication Information
Journal of the Institute of Electronics Engineers of Korea TC / v.41, no.9, 2004 , pp. 73-80 More about this Journal
Abstract
In this paper, we present the cell resequencing buffer to solve the cell sequence integrity problem of the Cyclic banyan network that is a high-performance fault-tolerant cell switch. By offering multiple paths between input ports and output ports, using the deflection self-routing, the Cyclic banyan switch offer high reliability, and it also solves congestion problem for the internal links of the switch. By the way, these multiple paths can be different lengths for each other. Therefore, the cells departing from an identical source port and arriving at an identical destination port can reach to the output port as the order that is different from the order arriving at input port. The proposed cell resequencing buffer is a hardware sliding window mechanism. to solve such cell sequence integrity problem. To calculate the size of sliding window that cause the prime cost of the presented device, we analyzed the distribution of the cell delay through the simulation analyses under traffic load that have a nonuniform address distribution that express tile Property of traffic of the Internet. Through these analyses, we found out that we can make a cell resequencing buffer by which the cell sequence integrity is to be secured, by using a, few of ordinary memory and control logic. The cell resequencing buffer presented in this paper can be used for other multiple paths switching networks.
Keywords
Cell Resequencing Buffer; Cell Sequence Integrity Guarantee; Cyclic Banyan Network;
Citations & Related Records
연도 인용수 순위
  • Reference
1 E. Oki and N. Yamanaka, 'Tandem-Crosspoint ATM Switch with Input and Output Buffers,' IEEE Communications Letters, IEEE, Vol. 2, No. 7, pp. 189-191, July 1998   DOI   ScienceOn
2 H.J. Chao, Byeong-Seog Choe, Jin-Soo Park, and N. Uzun, 'Design and Implementation of Abacus Switch: a Scalable Multicast ATM Switch,' IEEE Journal on Selected Areas in Communications, Vol. 15 No. 5, pp. 830-843, June 1997   DOI   ScienceOn
3 K.S. Chan, S. Chan, K.L. Yeung, 'Design of Wide-Sense Nonblocking Multicast ATM Switches,' , Vol. 2 No. 5, pp. 146-148, May 1998   DOI   ScienceOn
4 C. Wu and T Feng, 'On a Class of Multistage Interconnections Networks,' IEEE Trans. on Comp., vol.C-29, pp. 694-702, August, 1980   DOI   ScienceOn
5 S. Gianatti and A. Pattavina, 'Performance Analysis of Shared-Buffered Banyan Networks under Arbitrary Traffic Patterns,' Proc. INFOCOM 93, pp. 943 -952, 1993   DOI
6 R. Rojas-Cessa, E. Oki, and H.J. Chao, 'Concurrent Fault Detection for a Multiple-plane Packet Switch,' IEEE/ACM Transactions on Networking, Vol.11 No. 4, pp. 616-627, Aug. 2003   DOI   ScienceOn
7 R. Rooholamini and M. Garver, 'Finding the Right ATM Switch for the Market,' IEEE Comput, vol. 27, pp. 16-28, Apr. 1994   DOI   ScienceOn
8 J.-H. Park, H. Yoon, and H. Lee, 'The Cyclic Banyan Network: A Fault Tolerant Multistage Interconnection Network with the Fully-Adaptive Self-routing,' Seventh IEEE Symposium on Parallel and Distributed Processing, pp. 702 -710, October 1995   DOI
9 E. Oki, R. Rojas-Cessa, and H.J. Chao, 'PCRRD: a Pipeline-based Concurrent Round-Robin Dispatching Scheme for Clos-Network Switches,' Proc. IEEE International Conference on Communications 2002, IEEE, Vol. 4, pp. 2121-2125, May 2002   DOI
10 N. Moriwaki, A. Makimoto, Y. Oguri, M. Wada, and T. Kozaki, 'Large Scale ATM Switch Architecture for Tbit/s Systems,' Proc. Global Telecommunications Conference 1998, IEEE , Vol. 1, pp. 334-338 Nov. 1998   DOI
11 J.-H. Park, H. Yoon, and H. Lee, 'The Deflection Self-routing Banyan Network: A Large-Scale ATM Switch using the Fully-Adaptive Self-routing and its Performance Analyses,' IEEE/ACM Trans. on Networking, Vol.7, No.4, pp. 588-604, IEEE, U.S.A., August 1999   DOI   ScienceOn
12 H. Jonathan Chao, Kung-Li Deng, and Zhigang Jing, 'A Petabit Photonic Packet Switch (P3S),' Proc. INFOCOM 2003. Twenty-Second Annual Joint Conference of the IEEE Computer and Communications Societies, IEEE, Vol. 1, pp. 775 -785, 2003   DOI