Browse > Article

A High-Speed Voltage-Controlled Ring-Oscillator using a Frequency Doubling Technique  

Lee, Seok-Hun (HOYA Electronics Korea)
Hwang, In-Seok (Division of Electronics Electrical Engineering. Dongguk University)
Publication Information
Abstract
This paper proposed a high-speed voltage-controlled ring-oscillator(VCRO) using a frequency doubling technique. The design of the proposed oscillator has been based on TSMC 0.18um 1.8V CMOS technology. The frequency doubling technique is achieved by AND-OR operations with 4 signals which have $90^{\circ}$ phase difference one another in one cycle. The proposed technique has been implemented using a 4-stage differential oscillator compose of differential latched inverters and NAND gates for AND and OR operations. The differential ring-oscillator can generate 4 output signals, which are $90^{\circ}$ out-of-phase one another, with low phase noise. The ANP-OR operations needed in the proposed technique are implemented using NAND gates, which is more area-efficient and provides faster switching speed than using NOR gates. Simulation results show that the proposed, VCRO operates in the frequency range of 3.72 GHz to 8 GHz with power consumption of 4.7mW at 4GHz and phase noise of ~-86.79dBc/Hz at 1MHz offset. Therefore, the proposed oscillator demonstrates superior performance compared with previous high-speed voltage-controlled ring-oscillators and can be used to build high-performance frequency synthesizers and phase-locked loops for radio-frequency applications.
Keywords
VCO; Frequency Doubling; Negative Skewed-Delay; Subfeedback; PLL;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 박홍준, CMOS 디지털 집적회로 설계, 대영사, 2002.
2 Joonsuk Lee and Beomsup Kim, "A Low-Noise Fast-Lock Phase-Locked Loop with Adaptive Bandwidth Control," IEEE J. Solid-State Circuits, vol, 35, no. 8, pp. 1137 - 1145, August 2000.   DOI
3 Lizhong Sun and Tadeusz A. Kwasniewski, "A 1.25 GHz 0.35 um Monolithic CMOS PLL Based on a Multiphase Ring Oscillator, " IEEE J. Solid- State Cicuits, vol. 36, no. 6, pp. 910-916, June 2001.   DOI   ScienceOn
4 김성하, 김삼동, 황인석, "향상된 부 스큐 고속 VCO를 이용한 초고주파 PLL," 전자공학회 논문지, 제42권 SC편, 제6호, 23 - 36쪽, 2005년 11월
5 박홍준, CMOS 아날로그 집적회로 설계 (상), 시그마프레스, 1999.
6 이승훈, 김범섭, 송민규, 최중호, CMOS 아날로그/혼성모드 집적시스템 설계(下), 시그마프레스, 1999.
7 Chan-Hong Park and Beomsup Kim "A low - noise, 900 MHz VCO in 0.35 um CMOS," IEEE J. Solid-state Circuits, vol. 34, no. 5, pp. 586 - 591, May 1999.   DOI   ScienceOn
8 Behazad Razavi, "A Study of Phase Noise in CMOS Oscillators," IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 331 - 343, March 1996.   DOI   ScienceOn
9 Seog-Jun Lee, Beomsup Kim, and Kwyro Lee, "A Novel High-Speed Ring Oscillator for Multiphase Clock Generation Using Negative Skewed Delay Scheme," IEEE J. Solid-State Circuits, vol. 32, no. 2, pp. 289-231, February 1997.   DOI   ScienceOn