1 |
박홍준, CMOS 디지털 집적회로 설계, 대영사, 2002.
|
2 |
Joonsuk Lee and Beomsup Kim, "A Low-Noise Fast-Lock Phase-Locked Loop with Adaptive Bandwidth Control," IEEE J. Solid-State Circuits, vol, 35, no. 8, pp. 1137 - 1145, August 2000.
DOI
|
3 |
Lizhong Sun and Tadeusz A. Kwasniewski, "A 1.25 GHz 0.35 um Monolithic CMOS PLL Based on a Multiphase Ring Oscillator, " IEEE J. Solid- State Cicuits, vol. 36, no. 6, pp. 910-916, June 2001.
DOI
ScienceOn
|
4 |
김성하, 김삼동, 황인석, "향상된 부 스큐 고속 VCO를 이용한 초고주파 PLL," 전자공학회 논문지, 제42권 SC편, 제6호, 23 - 36쪽, 2005년 11월
|
5 |
박홍준, CMOS 아날로그 집적회로 설계 (상), 시그마프레스, 1999.
|
6 |
이승훈, 김범섭, 송민규, 최중호, CMOS 아날로그/혼성모드 집적시스템 설계(下), 시그마프레스, 1999.
|
7 |
Chan-Hong Park and Beomsup Kim "A low - noise, 900 MHz VCO in 0.35 um CMOS," IEEE J. Solid-state Circuits, vol. 34, no. 5, pp. 586 - 591, May 1999.
DOI
ScienceOn
|
8 |
Behazad Razavi, "A Study of Phase Noise in CMOS Oscillators," IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 331 - 343, March 1996.
DOI
ScienceOn
|
9 |
Seog-Jun Lee, Beomsup Kim, and Kwyro Lee, "A Novel High-Speed Ring Oscillator for Multiphase Clock Generation Using Negative Skewed Delay Scheme," IEEE J. Solid-State Circuits, vol. 32, no. 2, pp. 289-231, February 1997.
DOI
ScienceOn
|