Browse > Article

Design of a High Performance Exponentiation VLSI in Galois Field through Effective Use of Systems Constants  

Han, Young-Mo (Dept. of Computer Engineering, Hanyang Cyber University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SC / v.47, no.1, 2010 , pp. 42-46 More about this Journal
Abstract
Encapsulation for information security is often carried out in Galois field in the form of arithmetic operations. This paper proposes how to efficiently perform exponentiation of arithmetic information on Galois field. Especially, by improving an existing bit-parallel exponentiator to exclude elements with heavy gate counts and to take advantage of system constants, this paper proposes how to implement a VLSI architecture with high performance even for large m.
Keywords
VLSI;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 B. Sunar, C. K. Koc, "An efficient optimal normal basis type II multiplier", IEEE T.Computers, vol. 50, pp. 83-87, 2001.   DOI   ScienceOn
2 H. Fan, M. A. Hasan, "A new approach to sub-quadratic space complexity parallel multipliers for extended binary fields", IEEE T.Computers, vol. 56, pp. 224-233, 2007.   DOI
3 C. K. Koc, B. Sunar, "Low complexity bit-parallel canonical and normal basis multipliers for a class of finite fields", IEEE T. Computers, vol. 47, pp. 353-356, 1998.   DOI   ScienceOn
4 S. T. J. Fenn, M. Benaissa, D. Taylor, "GF($2^m$) multiplication and division over the dual basis",IEEE T. Computers, vol. 45, pp. 319-327, 1996.   DOI   ScienceOn
5 M. Kovac, N. Rangnathan, "ACE: A VLSI chip for Galois field GF($2^m$)", IEEE T. Circuits and Systems, vol. 43, pp. 289-297, 1996.   DOI
6 K. Slind, "A verification of AES", http://www.cs.utah.edu.~slindpapersaes.html, 2003.
7 C. C. Wang and D. Pei, "A VLSI design for computing exponentiations in and its application to generate pseudorandom number sequences", IEEE Trans. Comput. vol. 39, pp. 258-262, 1990.   DOI   ScienceOn
8 한영모, "GF(2^m) 상에서의 효율적인 지수제곱 연산을 위한 VLSI Architecture 설계", 전자공학회논문지 제 41권 SC편 제 6호, pp. 27-35, 11월 2004년.
9 F. R. Henriquez, C. K. Koc, "Parallel multipliers based on special irreducible pentanomials", IEEE T. Computers 52 (2003) 1-8.
10 M. A. G. Martinez, G. M. Luna, F. R. Henriquez, "Hardware implementation of the binary method for exponentiation in GF($2^m$)", Proc. Fourth International Conferenceon Computer Science, pp. 131-134, 2003.