1 |
Schrom. G, "Ultra Low Power CMOS Technology", PhD Thesis, Technician Universitat Wien, 1998.
|
2 |
Parhami B. "Fault tolerant reversible circuits", Proc. 40th Asilomar Conf. Signals, Systems, and Computers, October 2006, Pacific Grove, CA, pp.1726-1729, 2006.
|
3 |
R. Feynman, "Quantum Mechanical Computers," Optics News, Vol. 11, pp. 11–20, 1985.
|
4 |
B. Parhami, "An Approach to the Design of Parity-Checked Arithmetic Circuits," Proc. 36th Asilomar Conf. Signals, Systems, and Computers, pp. 1084-1088, 2002.
|
5 |
T. Toffoli, "Reversible Computing," Tech memo MIT/LCS/TM-151, MIT Lab for Comp. Sci, 1980.
|
6 |
E. Fredkin and T. Toffoli, "Conservative logic," Int'l J. Theoretical Physics, Vol. 21, pp. 219–253, 1982.
DOI
|
7 |
Landauer. R, "Irreversible and Heat Generation in the Computation Process", IBM Journal of research and development, 5, pp183-191, 1961.
DOI
|
8 |
M. Nielsen and I. Chaung, "Quantum Computation and quantum Information", Cambridge University Press, 2000.
|
9 |
Merkle. R. C, "Two Types of Mechanical Reversible Logic", Nanotechnology pp114-131, 1993.
|
10 |
Azad Khan Md. M. H. "Design of full adder with reversible gate". International Conference on Computer and Information Technology, Dhaka, Bangladesh, pp. 515-519, 2002.
|
11 |
Thapliyal, H. and M.B. Srinicas, "Novel reversible TSG gate and its application for designing reversible carry look ahead adder and other adder architectures", ACSAC'05, LNCS 3740, pp.775-786, 2005.
|
12 |
B. Parhami, "Parity-preserving Transformations in Computer Arithmetic," Proc. SPIE Conf. Advanced Signal Processing Algorithms, Architectures, and Implementations XII, pp. 403-411, 2002.
|
13 |
Dilip P. Vasudevan, Parag K. Lala, Fia Di and Patrick Parkerson, "Reversible-Logic Design With Online Testability", IEEE Transactions on instrumentation and measurement, Vol.55, No. 2, 2006.
|