1 |
C. H. Park, et al., 'A low-noise 900-MHz VCO in 0.6um CMOS,' IEEE J. Solid-State Circuits, vol.34, May. 1999, pp. 586-591
DOI
ScienceOn
|
2 |
박홍준, CMOS 아날로그 집적회로 설계. 시그마 프레스, 1999
|
3 |
T. Hamamoto, et al., 'A Skew and Jitter Suppress DLL Architecture for High Frequency DDR SDRAMs,' Symp. VLSI Circuits Dig. Tech. Papers, June 2000, pp. 76-77
DOI
|
4 |
Se Jun Kim, Sang Hoon Hong, Jae-Kyung Wee, Joo Hwan Cho, Pol Soo Lee, Jin Hong Ahn, and Jin Yong Chung, 'A Low-Jitter Wide-Range Skew-Calibrated Dual-Loop DLL Using Antifuse Circuitry for High-Speed DRAM,' IEEE Journal of Solid-State Circuits, vol.37, no.6, June. 2002, pp.726-734
DOI
ScienceOn
|
5 |
Y. Okuda, et al., 'A 66-400MHz, Adaptive Lock-Mode DLL Circuit with Duty-Cycle Error Correction,' Symp. VLSI Circuits Dig. Tech. Papers, June 2001, pp. 37-38
DOI
|
6 |
S. Tanoi, et al., 'A 250-622MHz deskew and jitter-suppressed clock buffer using two-loop architecture,' IEEE J. Solid-State Circuits, vol.31, Apr. 1996, pp. 487-493
DOI
ScienceOn
|
7 |
S. Sidiropoulos, et al., 'A semi-digital dual delay-locked loop,' IEEE J. Solid-State Circuits, vol.32, Nov. 1997, pp. 1683-1692
DOI
ScienceOn
|
8 |
T. H. Lee, et al., 'A 2.5V CMOS delay-locked loop for an 18 Mbit, 500 Megabyte/s DRAM,' IEEE JSSC, vol.29, Dec. 1994, pp. 1491-1496
DOI
ScienceOn
|
9 |
Y. Okajima, et al., 'Digital delay locked loop and design technique for high-speed synchronous interface,' IEICE Trans. Electron., vol.E79-C, June 1996, pp. 798-807
|
10 |
A. Hatakeyama, et al., 'A 256-Mb SDRAM using a register-controlled digital DLL,' IEEE Journal of Solid-State Circuits, vol.32, no.11, Nov. 1997, pp. 1728-1734
DOI
ScienceOn
|
11 |
Eunseok Song, Seungwook Lee, Joonbae Park, and Soo-Ik Chae, 'A Reset-Free Anti-Harmonic Delay-Locked Loop Using a Cycle Period Detector,' IEEE Journal of Solid-State Circuits, vol.39, no.11, Nov. 2004, pp. 2055-2061
DOI
ScienceOn
|
12 |
Hsiang-Hui Chang, Jyh-Woei Lin, Ching-Yuan Yang, and Shen-Iuan Liu, 'A Wide-Range Delay-Locked Loop With a Fixed Latency of One Clock Cycle,' IEEE Journal of Solid-State Circuits, vol.37, no.8, Aug. 2002, pp. 1021-1027
DOI
ScienceOn
|