Browse > Article

Improvement of Linearity in Delay Cell Loads for Differential Ring Oscillator  

민병훈 (전북대학교 전자정보공학부)
정항근 (전북대학교 전자정보공학부)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SC / v.40, no.6, 2003 , pp. 8-15 More about this Journal
Abstract
In this paper, the issue of the differential ring oscillator in designing low phase noise is linearity improvement of delay cell's load resistor. A novel differential delay cell that improves on the Maneatis load is proposed. The linearity improvement of load resistor results in lower phase noise in ring oscillator. For comparison of the phase noise characteristics, Ali Hajimiri's phase noise model is used. In order to have a low ISF(impulse sensitivity function), it is important to have a symmetry between rise time and fall time of oscillation waveform. The ISF value of ing oscillator based on the proposed delay cell is lower than that of the existing ring oscillators. Due to this result, the phase noise is improved by 2~3dBc/Hz for the same power dissipation and oscillation frequency.
Keywords
ring oscillator; delay cell; phase noise;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Ian A.Young, et al., 'A PLL Clock Generator with 5 to 110MHz of Lock Range for Micro processors,' IEEE JSSC, vol. 27, pp. 1599-1607, November, 1992   DOI   ScienceOn
2 John G.Maneatis and Mark A. Horowitz, 'Precise Delay Generation Using Coupled Oscillators,' IEEE JSSC, vol. 28, pp. 1273-1282, December, 1993   DOI   ScienceOn
3 Ali Hajimiri, et al., 'Jitter and Phase Noise in Ring Oscillators,' IEEE JSSC, vol. 34, pp. 790-804, June, 1999   DOI   ScienceOn
4 Liang Dai and Ramesh Harjani, 'Comparison and Analysis of Phase Noise Ring Oscillators,' IEEE International Symposium on Circuits and Systems, pp. 77-80, May, 2000   DOI
5 S. I. Gierkink, et al., 'Intrinsic 1/f device noise reduction and its effect on phase noise in CMOS ring oscillators,' IEEE JSSC, vol. 34, pp. 1022-1025, July, 1999   DOI   ScienceOn
6 B. Kim and P. Gray, 'A 30MHz hybrid analog/digital clock recovery circuit in $2-{\mu}m$ CMOS,' IEEE JSSC, vol. 25, pp. 1385-1394, December, 1990   DOI   ScienceOn
7 Thomas H.Lee and Ali Hajimiri, 'Oscillator Phase Noise: A Tutorial,' IEEE JSSC, vol. 35, pp. 326-336, March, 2000   DOI   ScienceOn
8 A. W. Buchwald, et al., 'A 6-GHz integrated phase-locked loop using AlGaAs/Ga/As heterojunction bipolar transistors,' IEEE JSSC, vol. 27, pp. 1752-1762, December, 1992   DOI   ScienceOn
9 W. D. Liewellyn, et al., 'A 33Mbi/s data synchronizing phase-locked loop circuit,' in ISSCC Dig. Tech. Papers, pp. 12-13, February, 1988