Browse > Article

Design and Implementation of CPLD-Based Monochrome to Color Real Time Converter  

윤재무 (부산대학교 전자공학과 지능로보트실험실)
강웅기 (부산대학교 전자공학과 지능로보트실험실)
진태석 (부산대학교 전자공학과 지능로보트실험실)
이장명 (부산대학교 전자공학과 지능로보트실험실)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SC / v.40, no.6, 2003 , pp. 78-86 More about this Journal
Abstract
When we transformed from Monochrome-data to Color-data in text mode, we used hardware-method to design the circuit which is convertible in real time. We saved color information in every screens that can make screen in Color Palette ROM and it is also generated 8bit. lower 4bit assign foreground color and upper 4bit can design to have background color. We have Address Reduction ROM to remove repeated address and reduce volume of Color Palette ROM to 1/16. Besides, we have many D-FF to save address, data and page information temporarily after that, we have management process 8 times through counter in real time. Finally, we chose either foreground color or background color in multiplex and established color information was sended to the color video controller. Thus, you can use it as a good interface when yow transfer many control devices with Monochrome display (ex, LCD Monitor) into devices with Color display.
Keywords
Color Palette ROM; Address Reduction ROM; D-FF; Counter; Multiplex;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Fast EP-ROM 홈페이지, http://www.st.com
2 M. F. Tasi and H. C. Chen, 'Design and Impelmentation of a CPLD-Based SVPWM ASIC for Variable-Speed Control of AC Motor Drives', IEEE International Conference on, Power Electronics and Drive Systems, vol. 1, pp. 322-328, Jan., 2001
3 심수석, 'PWM 컬러 STN-LCD제어기 설계 및 FPGA구현', P.N.U., Feb., 1996
4 C. Yu and H. Yu, 'The design of general purpose parallel interface based on CPLD', IEEE 4th International Conference on, ASIC 2001, pp. 526-529, 2001   DOI
5 David VAN Bout, 'FPGA DESIGN 이론 및 실습', 홍릉과학출판사, 2000
6 이준성, 서강수, 'Xilinx Foundation을 이용한 디지털 시스템 설계', 복두출판사, 2001
7 W. Gunther, R. Drechsler, 'Performance driven optimization for MUX based FPGAs', IEEE 2001 Fourteenth International Conference on,VLSI Design, pp. 311-316, 2001   DOI
8 R. Bakalash, Xu. Zhong, 'A barrel shift microsystem for parallel processing', IEEE Proceedings of the 23rd Annual Workshop and Symposium., Micro programming and Microarchitecture. Micro 23. Workshop on, pp. 223-229, 1990   DOI
9 Ting Wu, Chi-Ying Tsui, M. Hamdi, 'A 2Gb/s 256*256 CMOS crossbar switch fabric core design using pipelined MUX', IEEE International Symposium on, ISCAS 2002,Circuits and Systems, vol. 2, pp. 568-571, 2002
10 Y. Fuji, J. O'Neill, P. Larsson, D. Inglis, J. Othmer, 'A 1.5V 86mW/ch 8-channel 622-3125Mb/s/ch CMOS serdes macrocell with selectable MUX/DEMUX ratio', IEEE 2002 International Solid-State Circuits Conference, Digest of Technical Papers, vol. 2, pp. 48-396, 2002