Browse > Article

A Design of 16-bit Adiabatic Low-Power Microprocessor  

Shin, Young-Joon (Dept. of Electronics Engineering Soongsil University)
Lee, Byung-Hoon (Dept. of Electronics Engineering Soongsil University)
Lee, Chan-Ho (School of Electronic Engineering, Soongsil University)
Moon, Yong (School of Electronic Engineering, Soongsil University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SC / v.40, no.6, 2003 , pp. 31-38 More about this Journal
Abstract
A 16-bit adiabatic low-power Microprocessor is designed. The processor consists of control block, multi-port register file, program counter, and ALU. An efficient four-phase clock generator is also designed to provide power clocks for adiabatic processor. Adiabatic circuits based on efficient charge recovery logic(ECRL), are designed 0.35,${\mu}{\textrm}{m}$ CMOS technology. Conventional CMOS processor is also designed to compare the energy consumption of microprocessors. Simulation results show that the power consumption of the adiabatic microprocessor is reduced by a factor of 2.9∼3.1 compared to that of conventional CMOS microprocessor.
Keywords
ECRL;
Citations & Related Records
연도 인용수 순위
  • Reference
1 L. Varga, F. Kovacs and G. Hosszu, 'An efficient adiabatic charge-recovery logic,' IEEE proc, southeastcon, pp.17-20, 2001   DOI
2 R. Brent and H.T. Kung, A regular layout for parallel adders, IEEE trans. on Computers, vol.C-31, no. 3, pp260-264, March 1982   DOI   ScienceOn
3 Joonho Lim, Kipaek Kwon and Soo-Ik Chae, 'Reversible energy recovery logic circuit without non-adiabatic energy loss' Electronics Letters, Vol:34 Issue:4, 19 Feb 1998   DOI   ScienceOn
4 Jan M. Rabaey 'Digital Integrated Circuits' Prentice Hall Electronics and VLSI series pp. 359-362 pp.209
5 H. S. Lee, I. H. Na, H. H. Lee and Y. Moon 'A 16-bit Adiabatic macro blocks with supply clock generator for micro-power RISC Datapath' ITC-CSCC2002, pp. 1563-1566, July 2002
6 Y. Moon and D. K. Jeong, 'An efficient charge recovery logic circuit,' IEEE JSSC, vol.31, No.4, pp. 514-522, Apr 1996   DOI   ScienceOn
7 R. T. Hinman and M. F. Schlecht, 'Power dissipation measurements on recovered energy logic,' in Symp. on VLSI Circuits, pp. 19-20, 1994
8 J. S. Denker, 'A review of adiabatic computing,' IEEE Symp. on Low Power Electronics, pp. 94-97, 1994   DOI
9 A. Kramer, J. S. Denker, S. C. Avery, A. G. Dickinson and T. R. Wik, 'Adiabatic computing with the 2N-2N2D logic family,' in Symp. on VLSI Circuits Dig. of Tech Papers, pp. 25-26, 1994
10 A. G. Dickson and J. S. Denker, 'Adiabatic dynamic logic,' JSSC, vol. 30, pp. 311-315, 1995   DOI   ScienceOn
11 C. W. Kim, S. M. Yoo and M. S. Kang, 'Low power adiabatic computing with NMOS energy recovery logic,' electric letters, vol.36, pp. 1349-1350, Aug 2000   DOI   ScienceOn
12 H. Mahmoodi-Meinnand, A. Afzali-Kusha and M. Nourani, 'Adiabatic carry look-ahead adder with efficient power clock generator,' IEEE Proc., vol.148, pp. 229-234, Oct 2001   DOI   ScienceOn