1 |
S.Lin, Error Control Coding, Prentice-Hall, Inc. New Jersey, 1983
|
2 |
이만영, BCH부호와 Reed-Solomon부호, 민음사, 1990
|
3 |
I.S.Hsu, T.K.Troun, L.J.Deutsch, and I.S.Reed, 'A Comparison of VLSI Architecture of Multipilers using Dual,Normal,or Standard Bases,' IEEE Trans. Comput., vol. C-37, pp. 735-739, 1988
DOI
ScienceOn
|
4 |
H. Okano and H.I mai, 'A Construction method of high-speed decoders using ROM's for Bose Chaudhuri-Hocqenghem and Reed-Solomon codes,' IEEE Trans. Comput., vol. C-36, pp. 1165-1171, 1987
DOI
ScienceOn
|
5 |
B.A.Laws and C.K.Rushford, 'A Cellular-Array Multiplier for GF 'IEEE Trans. Comput., vol. C-20, no. 12, pp. 1573-1578, Dec. 1971
DOI
ScienceOn
|
6 |
T.Itoh, and S.Tsujii, 'Structure of Parallel Multipliers for a Class of Fields GF ,' Information and Computation, vol. 83, pp. 21-40, 1989
DOI
|
7 |
M.A.Hasan, M.Z.Wang, and V.K.Bhargava, 'Modular Construction of Low Complexity Parallel Multipliers for a Class of Finite Fields GF ,' IEEE Trans. Comput., vol. 41, no. 8, pp. 962-971, Aug. 1992
DOI
ScienceOn
|
8 |
C.Y.Lee, E.H.Lu, and J.Y.Lee, 'Bit-Parallel Systolic Multipliers for GF Fields Defined by All-One and Equally Spaced Polynomials,' IEEE Trans. Comput., vol. 50, no.5, pp.385-393, May 2001
DOI
ScienceOn
|
9 |
S.W.Wei, 'A Systolic power-sum circuit for GF ,' IEEE Trans. Comput., vol. 43, pp. 226-229, feb. 1994
DOI
ScienceOn
|
10 |
C.Y.Lee, E.H.Lu, and L.F.Sun, 'Low-Complexity Bit-Parallel Systolic Architecture for Computing , +C in a class of Finite Field GF ,' IEEE Trans. Circuit & Systems-Ⅱ:Analog and Digital Signal Processing, vol. 48, no. 5, pp. 519-523, May 2001
DOI
ScienceOn
|
11 |
C.L.Wang and J.H.Guo, 'New systolic arrays for C+AB2,inversion and division in GF ,' IEEE Trans. Comput., vol. 49, pp. 1120-1125, Oct. 2000
DOI
ScienceOn
|