1 |
S. Kittitornkun and Y. H. Hu, Frame-level pipelined motion estimation array processor, IEEE Trans. Circuits and Systems for Video Technology, vol. 11, No. 2, pp. 248-251, Feb. 2001
DOI
ScienceOn
|
2 |
S. Y. Kung, VLSI array processors, Prentice Hall, Englewood Cliffs, NJ, 1988
|
3 |
Y. K. Lai, Y. L. Lai, Y. C. Liu, P. C. Wu, L. G. Chen, VLSI implementation of the motion estimator with two-dimensional data-reuse, IEEE Trans. on Consumer Electronics, Vol. 44, No.3, pp. 623-628, AUG. 1900
DOI
ScienceOn
|
4 |
S. B. Pan, S. S. Chae, and R. H. Park, VLSI architectures for block matching algorithm, IEEE Trans. Circuits and Systems for Video Technology, vol. 6, pp. 67-73, Jan. 1995
DOI
ScienceOn
|
5 |
T. Komarek, P. Pirsch, 'Array architecture for Block matching algorithms,' IEEE Trans. on Circuits and Systems, Vol. 36, No. 10, pp. 1301-1308, Oct. 1989
DOI
ScienceOn
|
6 |
K. M. Yang, M. T. Sun, L. Wu, 'A Family of VLSI Designs for the Motion Compensation Block Matching Algorithm,' IEEE Trans. on Circuits and Systems, Vol. 36, No. 10, pp. 1317-1325, Oct. 1989
DOI
ScienceOn
|
7 |
C. H. Hsieh, T. P. Lin, 'VLSI architecture for block-matching motion estimation algorithm,' IEEE Trans. on Circuits and Systems for Video Technology, Vol. 2, No.2, pp. 169-175, June. 1992
DOI
ScienceOn
|
8 |
J. L. Mitchell, W. B. Pennebaker, C. E. Fogg, D. J. Legall, MPEG video compression standard, Chapman and Hall, 1996
|
9 |
H. G. Yea, Y. H. Hu, 'A novel modular systolic array architecture for full-search block matching motion estimation,' IEEE Trans. on Circuits and Systems for Video Technology, Vol. 5, No. 5, pp. 407-416, Oct. 1995
DOI
ScienceOn
|
10 |
Vijay K. Madisetti, VLSI digital signal processors, Butterworth-Heinemann, 1995
|