| 1 | Philip L. Hower, "Safe Operation Area-a New Frontier in LDMOS Design," Proc. of ISPSD, pp. 1-8, 2002. |
| 2 | IL-Young Park et al., "BCD (Bipolar-CMOS-DMOS) Technology Trends for Power Management IC," 8th International Conference on Power Electronics, pp.318-325, 2011. |
| 3 | Sunitha HD et al., "Reduced Surface Field Technology for LDMOS : A Review," International Journal of Emerging Technology and Advanced Engineering, pp.173-176, 2014. |
| 4 | B. Murari et al., Smart Power ICs 2nd Edition, pp 1-50, Springer |
| 5 | Ronghua Zhu et al., "Substrate Majority Carrier-Induced NLDMOSFET Failure and Its Prevention in Advanced Smart Power IC Technologies," IEEE Transactions on Device and Materials Reliability. Vol. 6. No. 2, pp.386-392, 2006. DOI |
 |
Korea Institute of Science and Technology Information
Gwahangno, Yuseong-gu, Daejeon, 305-806, Korea TEL : +82-42-869-1752
Copyright (c) 2009 KISTI. All Rights Reserved. For more information mail to
webmaster
