1 |
W. Rhee, "Design of high-performance CMOS charge pumps in phase-locked loops," in Proc. ISCAS, Vol. 2, pp. 542-548, Orlando, FL. USA, July 1999.
|
2 |
P. Larsson, A. Chen, "A Frequency Programmable Clock Extraction Chip," The 5th VLSI/CAD Symposium, Taiwan, R.O.C. 1994.
|
3 |
W. Rhee, Bang-Sup Song, Akbar Ali, "A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order modulator," IEEE J. Solid-State Circuits, Vol. 35, no. 10, pp. 1453-1460, Oct. 2000.
DOI
ScienceOn
|
4 |
Lee J.S., Keel M. S., Lim S. I., and Kim S., "Charge pump with perfect current matching characteristics in phase-locked loops", IEEE Electronics Lett., Vol. 36, no. 23, pp. 1907-1908, Nov. 2000.
DOI
ScienceOn
|
5 |
Dao-Lon Chen, "Designing On-Chip Clock Generators," in Circuits and Devices, pp. 32-36, Jul. 1992.
|
6 |
A. Maxim, "A 0.16-2.55 GHz CMOS active clock deskewing PLL using analog phase interpolation," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 110-131, Jan. 2005.
DOI
|
7 |
Young-Shig Choi, Dae-Hyun Han, "Gain-boosting charge pump for current matching in phase-locked loop", IEEE Trans. Circuits Syst. II, Express Briefs, Vol. 53, no. 10, pp. 1022-1025, Oct. 2006.
DOI
|
8 |
F. Gardner, "Charge-Pump Phase-Locked Loops," IEEE Trans. Communications, vol. com-28, no. 11, pp. 1849-1858, Nov. 1980.
|