Time-Multiplexed FIR Filter Design Using Group CSD(GCSD) Multipliers
![]() ![]() |
Jeon, Chang-Ha
(전북대 전기전자컴퓨터공학부)
Seo, Dong-Hyun (전북대 전기전자컴퓨터공학부) Chung, Jin-Gyun (전북대 전기전자컴퓨터공학부) Kim, Yong-Eun (자동차부품연구소) Lee, Chul-Dong (전북임베디드시스템연구센터) |
1 | MacSorley, "High speed arithmetic in binary computers", Proc. IRE, vol. 49, pp. 67-91, 1961. |
2 | Y. E. Kim, S. H. Cho and J. G. Chung, "Modified CSD group multiplier design for predetermined coefficient groups", in Proc. IEEE ISCAS 2008, pp. 3362-3365, May, 2008. |
3 | Y. E. Kim, K. J. Cho, J. G. Chung and X. Huang "CSD-based programmable multiplier design for predetermined coefficient groups", IEICE Trans. (to appear). |
4 | Y. E. Kim, K. J. Cho and J. G. Chung "Low power small area modified Booth multiplier design for predetermined coefficients", IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, vol. E90-A, pp. 694-697, Mar. 2007. DOI ScienceOn |
5 | S. W. Reitwiesner, "Binary arithmetic," Advances in Computers, pp. 231-308, 1966. |
6 | 변산호, 류성영, 최영길, 노형동, 남현석, 노정진, "시그마-델타 A/D 컨버터용 디지털 데시메이션 필터 설계", 대한전자공학회 논문지, pp. 34-45, 2007. |
![]() |