1 |
T. Austin, E. Larson, and D. Ernest, "SimpleScalar : An Infrastructure for Computer System Modeling," Computer, vol. 35, no. 2, pp. 59-67, Feb. 2002.
DOI
ScienceOn
|
2 |
G. Hamerly, E. Perelman, J. Lau, and B. Calder, "SimPoint 3.0 : Faster and More Flexible Program Analysis," in Workshop on Modeling, Benchmarking and Simulation, Jun. 2005.
|
3 |
D. B. Noonburg and J. P. Shen, "Theoretical Modeling of Superscalar Processor Performance," in Micro-27, Aug. 1994, pp.52-62.
|
4 |
E. Riseman and C. Foster, "The Inhibition of Potential Parallelism by Conditional Jumps," IEEE Transactions on Computers, vol. C-21, pp.1405-1411, 1972.
DOI
|
5 |
P. K. Dubey, G. B. Adams III, and M. J. Flynn, "Instruction Window Size Trade-Offs and Characterization of Program Parallelism," IEEE Transactions on Computers, vol. 43, pp 431-442, Apr. 1994.
DOI
ScienceOn
|
6 |
P. Michaud, A. Seznec, and S. Jourdan, "An Exploration of Instruction Fetch Requirement in Wide Issue Superscalar Processors," in International Journal of Parallel Programming, 2001, vol. 29.
|
7 |
T. S. Karkhanis and J. E. Smith, "A First-Order Superscalar Processor Model," in Proceedings of the 31st Annual International Symposium on Computer Architecture, 2004.
|