A 12-bit 1MS/s SAR ADC with Rail-to-Rail Input Range |
Kim, Doo-Yeoun
(고려대학교 마이크로/나노협동과정)
Jung, Jae-Jin (고려대학교 전기전파공학과) Lim, Shin-Il (서경대학교 컴퓨터공학과) Kim, Su-Ki (고려대학교 전기전자전파공학부) |
1 | Rudy van de Plassche, "CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters 2nd Edition,"KluwerAcademicPublishers,pp.1-105,pp.244-254. |
2 | Jeong-Sup Lee and In-Cheol Park, "Capacitor Array Structure and Switch Control for Energy-Efficient SAR Analog-to-Digital Converters," Proc. IEEE ISCAS,vol.1,pp.236-239, May 2008 |
3 | Brian P. Ginsburg,Student Member, IEEE, and Anantha P.Chandrakasan, "500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC," IEEE J. Solid-State Circuits, vol. 42, No. 4, Apr. 2007. |
4 | Gilbert Promitzer, "12-bit Low-Power Fully Differential Switched Capacitor Noncalibrating Successive Approximation ADC with 1 MS/s,"IEEE J. Solid-State Circuits, vol. 36, no. 7, pp. 176-179, Sept. 2000. |
5 | B. Ginsburg and A. Chandrakasan, "An Energy-Efficient Charge Recycling Approach for a SAR Converter with Capacitive DAC," Proc. IEEEISCAS, vol.1,pp.184–187, May 2005. |