1 |
J.D. Bude, " MOSFET Modeling Into the Ballistic Regime," SISPAD 2000, pp. 23-26
|
2 |
Semiconductor Industry Association, "The International Technology Roadmap for Semiconductors 2006 Update."
|
3 |
J.W. Sleight, I. Lauer, O. Dokumaci, D. M. Fried, D. Guo, B. Haran, S. Narasimha, C. Sheraw, D. Singh, M. Steigerwalt, X. Wang, P. Oldiges, D. Sadana, C.Y. Sung, W. Haensch, and M. Khare, "Challenges and Opportunities for High Performance 32 nm CMOS Technology," in IEDM Tech. Dig., 2006, pp. 697-700
|
4 |
Mohan V. Dunga, Chung-Hsun Lin, Darsen D. Lu1,Weize Xiong, C. R. Cleavelin, P. Patruno, Jiunn-Ren Hwang, Fu-Liang Yang, Ali M. Niknejad and Chenming Hu, "BSIM-MG: A Versatile Multi-Gate FET Model for Mixed-Signal Design,"in VLSI Symp. Tech. Dig., 2007, pp, 60-61
|
5 |
M.J.H.van Dal, N. Collaert, G. Doornbos, G. Vellianitis, G. Curatola, B.J. Pawlak, R. Duffy, C. Jonville, B. Degroote, E. Altamirano, E. Kunnen, M. Demand, S. Beckx, T. Vandeweyer, C. Delvaux, F. Leys, A. Hikavyy, R. Rooyackers, M. Kaiser, R.G.R. Weemaes, S. Biesemans, M. Jurczak, K. Anil, L. Witters and R.J.P. Lander, "Highly manufacturable FinFETs with sub-10nm fin width and high aspect ratio fabricated with immersion lithography," in VLSI Symp. Tech. Dig., 2007, pp. 110-111
|
6 |
G. A. M. Hurkx, D. B. M. Klaassen, and M. P. G. Knuvers, "A New Recombination Model for Device Simulation Including Tunneling," IEEE Trans. Electron Devices, vol. 39, no. 2, pp. 331-338, Feb. 1992
DOI
ScienceOn
|