Fault Tolerant Cache for Soft Error |
Lee, Jong-Ho
(성균관대 정보통신 공학부)
Cho, Jun-Dong (성균관대) Pyo, Jung-Yul (삼성전자 SYTEM LSI 사업부) Park, Gi-Ho (삼성전자 SYTEM LSI 사업부) |
1 | E. Ibe, H. Kameyama, Y. Yahagi, H. Yamaguchi,"Single event effects as a reliability issue of IT infrastructure," Information Technology and Applications, 2005. ICITA 2005. Third International Conference, Volume 1,pp:555-560 vol.1, 4-7 July 2005 |
2 | J. M. Benedetto, P. H. Eaton, D. G. Mavis, M. Gadlage, T. Turflinger,"Digital Single Event Transient Trends With Technology Node Scaling,"Nuclear Science, IEEE Transactions, Volume 53,Issue 6,Part 1,pp:3462-3465, Dec. 2006 |
3 | J. F. Ziegler, et al., "IBM experiments in soft fails in computer electronics (1978-1994)," Terrestrial cosmic rays and soft errors, IBM Journal of Research and Development Volume 40, Number 1, pp. 3-18, 1998 |
4 | G. S. Sohi, "Cache Memory Organization to Enhance the Yield of High-Performance VLSI Processors," IEEE Trans. Comp., Vol. 38, No. 4, pp. 484-492, April 1989 DOI ScienceOn |
5 | S. J. Walsh, J. A. Board, "Pollution control caching" Computer Design: VLSI in Computers and Processors,"1995. ICCD '95. Proceedings., 1995 IEEE International Conference, pp:300-306, 2-4 Oct. 1995 |
6 | Hsin-Chuan Chen, Jen-Shiun Chiang "Design of an adjustable-way set-associative cache," Communications, Computers and signal Processing, 2001. PACRIM. 2001 IEEE Pacific Rim Conference, Volume 1,pp:315-318 vol.1, 26-28 Aug. 2001 |
7 | Richard Phelan, "Addressing Soft Errors in ARM Core-based Designs, Improving fault tolerance through error detection and correction," Whitepaper, www.arm.com, December 2003 |
8 | D. A. Patterson, et al., "Architecture of a VLSI Cache for a RISC," Proc. Int'l Symp. Comp. Architecture, Vol. 11, No. 3, pp. 108-116, June 1983 |
9 | Vilas Sridharan, Hossein Asadi, Mehdi B. Tahoori,David Kaeli, "Reducing Data Cache Susceptibility to Soft Errors,"Dependable and Secure Computing, IEEE Transactions, Volume 3, Issue 4, pp:353-364, Oct.-Dec. 2006 DOI ScienceOn |
10 | Nicholas J. Wang, Sanjay J. Patel, "ReStore: Symptom-Based Soft Error Detection in Microprocessors," Dependable and Secure Computing, IEEE Transactions on, Volume 3, Issue 3, pp. 188 201, July-Sept. 2006 |
11 | S. S. Mukherjee, J. Emer, T. Fossum, S. K. Reinhardt,"Cache scrubbing in microprocessors: myth or necessity?," Dependable Computing, 2004 Proceedings. 10th IEEE Pacific Rim International Symposium, pp:37-42, 3-5 March 2004 |
12 | C. W. Slayman, "Cache and memory error detection, correction, and reduction techniques for terrestrial servers and workstations,"Device and Materials Reliability, IEEE Transactions, Volume 5, Issue 3, pp: 397-404, Sept. 2005 DOI ScienceOn |
13 | X. Luo, and J.C. Muzio, "A Fault-Tolerant Multiprocessor Cache Memory," Proc. IEEE Workshop on Memory Technology, Design and Testing, pp. 52-57, August 1994 |
14 | L. Lantz II,"Soft errors induced by alpha particles," Reliability, IEEE Transactions on Volume 45, Issue 2, pp. 174-179, June 1996 DOI ScienceOn |
15 | A. J. Tylka, W. F. Dietrich, P. R. Boberg, P.R.; E. C. Smith, J. H. , Jr. Adams, "Single event upsets caused by solar energetic heavy ions,"Nuclear Science, IEEE Transactions, Volume 43, Issue 6,Part 1,pp:2758 2766, Dec. 1996 DOI ScienceOn |
16 | M. Mehrara, M. Attariyan, S. Shyam, K. Constantinides, V. Bertacco, T. Austin,"Low-Cost Protection for SER Upsets and Silicon Defects," Design, Automation & Test in Europe Conference & Exhibition, 2007. DATE '07, pp. 1-6, 16-20 April 2007 |
17 | O. A. Amusan, A. L. Steinberg, A. F. Witulski, B. L. Bhuva, J. D. Black, M. P. Baze, L. W. Massengill, "Single Event Upsets in a 130 nm Hardened Latch Design Due to Charge Sharing,"Physics Symposium, 2007. Proceedings. 45th Annual. IEEE International, Volume, Issue, pp:306-311, 15-19 April 2007 |
18 | T. Calin, et al., "Topology-Related Upset Mechanisms in Design Hardened Storage Cells," Radiation and Its Effects on Components and Systems, 1997, RADECS 97 |
19 | S. G. Miremadi, H. R. Zarandi, "Reliability of protecting techniques used in fault-tolerant cache memories,"Electrical and Computer Engineering, 2005. Canadian Conference, pp:820-823, 1-4 May 2005 |
20 | P. P. Shirvani, P.P., E.J. McCluskey, "PADded cache: a new fault-tolerance technique for cache memories," VLSI Test Symposium, 1999. Proceedings. 17th IEEE, pp. 440-445, 25-29 April 1999 |
21 | P. M. Carter, B. R. Wilkins, "Influences on soft error rates in static RAMs," Solid-State Circuits, IEEE Journal of Volume 22, Issue 3, pp. 430-436, Jun 1987 DOI |
22 | S. S. Mukherjee, J. Emer, S. K. Reinhardt, "The soft error problem: an architectural perspective,"High-Performance Computer Architecture, 2005. HPCA-11. 11th International Symposium, Volume, Issue, pp: 243247, 12-16 Feb. 2005 |
23 | A. J. smith, "Cache memories," ACM Comput. Surveys, Vol. 14, pp: 473-530, Sept. 1982 DOI ScienceOn |
24 | Allan. H. Johnston, "Scaling and Technology Issues for Soft Error Rates," 4th Annual Research Conference on Reliability, pp. 1-9, Stanford University, October 2000 |
25 | S. G. Miremadi, H. R. Zarandi, "Reliability of protecting techniques used in fault-tolerant cache memories," Electrical and Computer Engineering, 2005. Canadian Conference, pp:820-823, 1-4 May 2005 |
26 | S. Ozdemir, D. Sinha, G. Memik, J. Adams, H. Zhou, "Yield-Aware Cache Architectures Microarchitecture," 2006. MICRO-39. 39th Annual IEEE/ACM International Symposium, pp:15-25, Dec. 2006 |