1 |
S.M Qasim, S.A Abbasi, 'FPGA implementation of a single-channel HDLC Layer-2 protocol transmitter using VHDL' Proceedings of the 15th International Conference on Microelectronics, pp. 265-268, 2003
|
2 |
Po-Tsang Huang, Wei Hwang, '2-level FIFO architecture design for switch fabrics in network-on-chip', in ISCAS'06, pp. 4863-4866, 2006
|
3 |
Len Buckwalter, AVIONICS DATABUSES 2nd, Avionics Communications Inc., pp. 10.4-5, 2003
|
4 |
Virtex-4 User Guide, Xilinx Inc., 2006
|
5 |
OPB IPIF(v3.01c), Xilinx Inc., 2005
|
6 |
ARINC Specification 429 PART 1-17, ARINC Inc., pp. 1-3, 2004
|
7 |
S. Andrew, Tanenbaum, Computer Networks 4nd, Prentice Hall PTR, pp 506-510, 2003
|
8 |
Y.-M Joo, N. McKeown, 'Doubling memory bandwidth for network buffers', INFOCOM '98. Conference of the IEEE Computer and Communications Societies, Vol 2, pp.808-815, 1998
|
9 |
Peter Magnusson, 'Evaluating Xilinx MicroBlaz for Network SoC Applications', Master's Thesis in Computer Engineering, pp. 30-31, 2004
|
10 |
M. Alisafaee, S.M Fakhraie, M. Tehranipoor, 'Architecture of an embedded queue management engin for high-speed network devices', 48th Midwest Symposium on Circuits and Systems, Vol.2, pp. 1907-1910, 2005
|
11 |
Virtex-4 FX12 Mini Module User Guide, Memec Inc., 2005
|
12 |
M. Mobasseri, V.P.M Leung, 'A new buffer management scheme for multimedia terminals in broadband satellite networks', Proceedings of the 35th Hawaii International Conference on System Sciences, Volume 5, pp, 2786-2790, 2002
|