Browse > Article

Optimization Design Method for Inner Product Using CSHM Algorithm and its Application to 1-D DCT Processor  

이태욱 (울산대학교)
조상복 (울산대학교)
Publication Information
The Transactions of the Korean Institute of Electrical Engineers D / v.53, no.2, 2004 , pp. 86-93 More about this Journal
Abstract
The DCT algorithm needs an efficient hardware architecture to compute inner product. The conventional design method, like ROM-based DA(Distributed Arithmetic), has large hardware complexity. Because of this reason, a CSHM(Computation Sharing Multiplication) was proposed for implementing inner product by Park. However, the Park's CSHM has inefficient hardware architecture in the precomputer and select units. Therefore it degrades the performance of the multiplier. In this paper, we presents the optimization design method for inner product using CSHM algorithm and applied it to implementation of 1-D DCT processor. The experimental results show that the proposed multiplier is more efficient than Park's when hardware architectures and logic synthesis results were compared. The designed 1-D DCT processor by using proposed design method is more high performance than typical methods.
Keywords
Multiplier; Computation Sharing Multiplier; DCT processor;
Citations & Related Records
연도 인용수 순위
  • Reference
1 S.A. White, 'Applications of distributed arithmetic to digital signal processing : A tutorial review', IEEE ASSP Magazine, pp. 1-19, Jul. 1989   DOI   ScienceOn
2 J.S. Park, S.K. Kwon, and K. Roy, 'Low power reconfigurable DCT design based on sharing multiplication', In Proc. IEEE ICASS, Vol. 3, pp. 3116-3119, 2002   DOI
3 G.M. Blair and G.S. Taylor, 'Design for the discrete cosine transform in VLSI', IEE Proc. Comput. Digit. Tech., Vol. 145, No. 2, pp. 127-133, Mar. 1998   DOI   ScienceOn
4 S.K. Kwon, J.S. Park, and K. Roy, 'DCT processor architecture based on computation sharing', In Proc. IEEE ICCSC, pp. 162-165, 2002   DOI
5 W.H. Chen, C.H. Smithm and C.C. Fralick, 'A fast computational algorithm for the discrete transform', IEEE Trans. Commun., Vol. 6, COM-255, pp. 1004-1008, Sep. 1977   DOI
6 B.G. Lee, 'A new algorithm to compute the discrete cosine transform', IEEE Trans. Acoust., Speech, Signal Processing, Vol. ASSP-32, pp. 1243-1245, Dec. 1984   DOI
7 K. Muhammad and K. Roy, 'Minimally redundant parallel implementation of digital filters and vector scaling', IEEE International Conference on Acoustics, Speech, and Signal Processing, Vol. 6, pp. 3295-3298, 2000   DOI
8 Bernie New, 'A distributed arithmetic approach to designing scalable DSP chips', EDN Design Feature, Vol. Aug-17, pp. 107-114, Aug. 1995
9 J.S. Park, K. Muhammad and K. Roy, 'High-Performance FIR Filter Design Based on Sharing Multiplication', IEEE Trans. on VLSI, Vol. 11, pp. 244-253300, Apr. 2003   DOI   ScienceOn
10 C. Loeffler, A. Ligtenberg and G.S. Moschytz, 'Practical fast DCT algorithm with 11 multiplications', Proc. IEEE ECASSP, Vol. 2, pp. 988-991, Feb. 1989   DOI