1 |
Eric Jan Marinissen, Hans Digemanse, Robert Arendsen, Maurice Lousberg, Gerard Bos, Clemens Wouters, 'A Structured and Scalable Mechanism for Test Access to Embedded Reusable Cores', In Proceedings IEEE International Test Conference, page 284-293, 1993
DOI
|
2 |
V. Iyengar, K. Chakabarty and E. J. Marinissen, 'Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip,' In Proceedings IEEE International Test Conference, page 1023-1032, 2001
DOI
ScienceOn
|
3 |
IEEE Std, 1149.la, 1993
|
4 |
IEEE P1500 Web site. http://grouper.ieee.org/groups/1500/
|
5 |
Lee Whetsel, 'An IEEE1149.1 Based Test Access Architecture For ICs With Embedded Cores', In Proceedings IEEE International Test Conference, page 69-78, 1997
|
6 |
B. I. Dervisoglu, 'A unifiled DFT architecture for use with IEEE 1149.1 and VSIA/IEEE P1500 compliant test access controllers', Design Automation Conference, page 53-58, 2001
DOI
|
7 |
Steven F. Oakland, 'Considerations for Implementing IEEE1149.1 on System-on-a-Chip Integrated Circuits', In Proceedings IEEE International Test Conference, page 628-637, 2000
|
8 |
Whetsel, L. 'Addressable test ports an approach to testing embedded cores', In Proceedings IEEE International Test Conference, page 1055-1064, 1999
DOI
|
9 |
Debashis Bhattacharya, 'Instructure-Driven Wake-Up Mechanism for Snoopy TAP Controller', VLSI Test Symposium, Proceedings. 17th IEEE, page 467-472, 1999
|
10 |
Debashis Bhattacharya, 'Hierarchical Test Access Architecture for Embedded Cores in an Integrated Circuit', VLSI Test Symposium, Proceedings. 16th IEEE, page 8-14, 1998
|
11 |
Y. Zorian, E. J. Marinissen and S. Dey, 'Testing Embedded-core-based System Chips,' In Proceedings IEEE International Test Conference, page 130-143, 1998
DOI
|
12 |
S. Harrison, G. Noeninckx, P. Horwood and P. Collins, 'Hierachical Boundary-Scan A Scan Chip-Set Solution', In Proceedings IEEE International Test Conference, page 480-486, 2001
DOI
|