The Junction Termination Design Employing Shallow Trench and Field Limiting Ring for 1200 V-Class Devices |
하민우
(서울대학교 전기공학부)
오재근 (서울대학교 전기공학부) 최연익 (아주대학교 전자학과부) 한민구 (서울대학교 전기학과부) |
1 | M. S. Adler, Victor A. K. Temple, Armand P. Ferro, R. C.Rusty, 'Theory and Breakdown Voltage for Planar Devices with a Single Field Limiting Ring', IEEE Transaction on ED, vol. 24, no. 2, pp. 107-112, February, 1977 DOI ScienceOn |
2 | A. Grove, O. Leistiko and W. Hooper, 'Effect of Surface Fields on the breakdown voltage of planar silicon p-n junctions', IEEE Transaction on ED, vol. 14, no. 3, pp. 157-162, March, 1967 DOI ScienceOn |
3 | D. Dragomirescu, G. Charitat, F. Morancho and P. Rossel, Proc. of the International Semiconductor Conference CAS, vol. 1, pp. 67-70, October, 1999 DOI |
4 | B. Jayant Baliga, 'Power Semiconductor Devices', PWS Publishing company, pp.81, 1996 |
5 | 'Medici User's Manual', Avanti, 1999 |
6 | Chanho Park, Nungpyo Hong, Deok J. Kim, and Kwyro Lee, 'A New Junction Termination Technique Using ICP RIE for Ideal Breakdown Voltages', Proc. of the 14th International Symposium on Power Semiconductor and Devices & ICs, pp. 257-260, June, 2002 DOI |
7 | 하민우, 오재근, 최연익, 한민구, 'Trench와 FLR을 이용한 새로운 접합 마감 구조', 전기학회논문지 제 52 권 제 6 호, pp. 257-260, 6월, 2003 과학기술학회마을 |
8 | Jae-Keun Oh, Min-Woo Ha, Min-Koo Han, and Yearn-Ik Choi, 'A New Junction Ternination Method Employing Shallow Trenches Filled With Oxide', IEEE Electron Device Letter, vol. 25, no. 1, pp. 16-18, January, 2004 DOI ScienceOn |