Browse > Article

Dynamic Voltage Margin of AC PDP with the Narrow Erase Pulse Method  

An, Yang-Ki (金烏工大 電子工學科)
Yoon, Dong-Han (金烏工大 電子工學科)
Publication Information
The Transactions of the Korean Institute of Electrical Engineers C / v.51, no.11, 2002 , pp. 541-545 More about this Journal
Abstract
This paper proposes the new narrow erase method to erase wall charges formed in an AC plasma display panel (PDP) cell. In the proposed method, pulse timing of switch at the sustain period is adjusted for inducing, a weak discharge. Then, after the narrow erase, the voltage of the X electrode is set to differ from that of the Y electrode. For the proposed method, the measured maximum address voltage margin was 38.3V at Y_Rest voltage of 100V and sustain voltage of 180${\sim}$185V. However, for the conventional method, in which the X and Y electrodes are set to be of equal voltage after the narrow erase, the measured maximum address voltage margin was 31.3V at Y_Rest voltage of 150V and sustain voltage of 180V. This result shows that the measured maximum voltage margin for the proposed method is about 7V(22%) higher than that for the conventional method.
Keywords
PDP; Narrow erase; Wall charge; Margin; Cell;
Citations & Related Records
연도 인용수 순위
  • Reference
1 황기웅외 7명, '디스플레이공학II', 청범출판사, pp. 7-15, 2000.9
2 Y. Takano, et al., 'Late-News paper: A 40-in. DC-PDP with New Pulse-Memory Drive Scheme', SID'94 Digest, pp.731-734, 1994
3 T. Shinoda, et al., 'Surface-Discharge PDP with 3 electrodes', SID'84 Digest, 1984
4 Lawrence E. Tannas, Jr, 'Flat-Panel Displays and CRTs', New York: Van Nostrand Reinhold Company, 1985
5 Yoshikaza Kanazawa, 'Method and apparatus for driving surface discharge plasma display panel', United States Patent 5446344, 1995,8.29
6 Yoshikaza Kanazawa, 'Method and for drivingdisplay panel', United States Patent 5420602, 1995.3.30