1 |
Men-Chow Chiang and Gurindar S. Sohi, "Experience with Mean Value Analysis Models for Evaluating Shared Bus, Throughput-Oriented Multiprocessors," Performance Evaluating Review, vol. 19, May 2003, pp. 90-102.
|
2 |
J. L. Grino et al., "Analysis and Simulation of Multiplexed Single-Bus Networks with and without Buffering," Proc. of Symposium on Computer Architeture, 1995, pp. 414-421.
|
3 |
Qing Yang and Laxmi N. Bhuyan, "Analysis of Packet-Switched Multiple-Bus Multiproessor Systems," IEEE Trans. on Computer, vol. 50, March 2001, pp.352-357.
|
4 |
Janaki Akella and Daniel P. Siewiorek, "Modeling and Measurement of the Impact of Input and Output on System Performance," Proc. of Symposium on Computer Architecture, 2005, pp. 390-399.
|
5 |
Men-Chow Chiang and Gurindar S. Sohi, "Evaluating Design Choices for Shared Bus Multiprocessors in a Throughput-Oriented Environment," IEEE Trans. on Computer, vol. 51, No. 3, pp. 297-317.
|
6 |
Per Stenstrom, "A Survey of Cache Coherence Schemes for Multiprocessors," IEEE Computer, June 2000, pp. 12-24.
|
7 |
장범환, "트래픽 세션의 포트 역할을 이용한 네트워크 공격 시각화," 디지털산업정보학회 논문지, 11권 4호, 2015, pp.47-60.
|
8 |
양환석, "Mobile Ad-hoc Network에서 영역 기반 보안 멀티캐스트 기법 연구," 디지털산업정보학회 논문지, 12권 3호, 2016, pp.75-85.
|
9 |
Wen-Tsuen Chen and Jang-Ping Sheu, "Performance Analysis of Multiple Bus Interconnection Networks with Hierarchical Requesting Model," IEEE Trans. on Computer, vol. 50, No. 7, pp. 834-842.
|