Browse > Article
http://dx.doi.org/10.17662/ksdim.2014.10.1.001

A CPLD Low Power Algorithm considering the Structure  

Kim, Jae Jin (강동대학교 신재생에너지과)
Publication Information
Journal of Korea Society of Digital Industry and Information Management / v.10, no.1, 2014 , pp. 1-6 More about this Journal
Abstract
In this paper, we propose a CPLD low power algorithm considering the structure. The proposed algorithm is implemented CPLD circuit FC(Feasible Cluster) for generating a problem occurs when the node being split to overcome the area and power consumption can reduce the algorithm. CPLD to configure and limitations of the LE is that the number of OR-terms. FC consists of an OR node is divided into mainly as a way to reduce the power consumption with the highest number of output nodes is divided into a top priority. The highest number of output nodes with the highest number of switching nodes become a cut-point. Division of the node is the number of OR-terms of the number of OR-terms LE is greater than adding the input and output of the inverter converts the AND. Reduce the level, power consumption and area. The proposed algorithm to MCNC logic circuits by applying a synthetic benchmark experimental results of 13% compared to the number of logical blocks decreased. 8% of the power consumption results in a reduced efficiency of the algorithm represented been demonstrated.
Keywords
LE; CPLD; Low Power; Power Consumption; Level; Area;
Citations & Related Records
Times Cited By KSCI : 4  (Citation Analysis)
연도 인용수 순위
1 The Altera Data Book, Altera Corporation, 1996.
2 김재진, 장인갑, 허윤석, "시간제약 조건하에서 면적을 고려한 LE로 구성된 CPLD 기술 매핑," 한국정보기술학회 논문집 제6권 제3호, 2008, pp. 149-155.
3 E. M. Sentovice et al., "SIS : A system for sequential Circuit Synthesis," Technical Report UCM/ERL M92/41, Electronics Research Laboratory, Department of Electrical Engineering and Computer Science, University of California, Berkeley, 1992.
4 Jason Helge Anderson, Stephen Dean Brown, "Technology Mapping for Large Complex PLDs," Design Automation Conference, 1998, pp. 698-703.
5 윤충모, 김희석, "시간적 조건에서 실행 시간을 개선한 CPLD 기술 매핑 알고리즘 개발," 한국OA 학회 논문집 vol 4권 3호, 1999, pp. 35-46.
6 Jae-Jin Kim, Hi-Seok Kim, Chi-Ho Lin, "A New Technology Mapping for CPLD under the time constraint," ASP-DAC, January 2001, pp. 235-238.
7 김재진, 이관형. "상관관계에 의한 CLB구조의 CPLD 저전력 기술 매핑 알고리즘," 한국컴퓨터정보학회 논문집, 제10권, 제2호, 2005, pp. 49-58.
8 김재진, 이관형, "시간제약 조건하에서 모듈 선택재사용을 이용한 CPLD 저전력 기술매핑," 한국컴퓨터정보학회 논문집, 제11권, 제3호, 2006, pp. 161-166.
9 김재진, "제한조건을 고려한 효율적 회로 설계 알고리즘," 디지털산업정보학회 논문집, 제8권, 제1호, 2012, pp. 41-46.
10 김재진, "배터리 잔량과 태스크에 따른 저전력 알고리즘 연구," 디지털산업정보학회 논문집, 제9권, 제1호, 2013, pp. 53-58.