Browse > Article

A Study on Low Power Algorithm for Battery residual capacity and a Task  

Kim, Jae Jin (강동대학교 신재생에너지과)
Publication Information
Journal of Korea Society of Digital Industry and Information Management / v.9, no.1, 2013 , pp. 53-58 More about this Journal
Abstract
In this paper, we proposed low power algorithm for battery residual capacity and a task. Algorithm the mobile devices power of the battery residual capacity for the task to perform power consumption to reduce the frequency alters. Task is different in power consumption according to kinds of in time accomplishment device to use. Adjustment of power consumption analyzes kinds of given tasks from having the minimum power consumption task to having the maximum power consumption task. Control frequency so that power consumption waste to be exposed to battery residual capacity can be happened according to the results analyzed. Experiment the frequency by adjusting power consumption a method to reduce using [7] and in the same environment power of the battery residual capacity consider the task to perform frequency were controlled. Efficiency was proved compare with the experiment results [7]. The experiments results show increment in the number of processing by 45.46% comparing with that [7] algorithm.
Keywords
Low Power; Task; Frequency; Battery; Residual Capacity;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 L. Benini, G. Castelli, A. Macii, R. Scarsi, "Battery-Driven Dynamic Power Management of Portable System," ISSS(International Symposium on System Synthesis), 2000, pp.25-33.
2 김재진, "시간제약 조건하에서 태스크에 따른 저전력 알고리즘에 관한 연구," 한국정보기술학회, vol. 7, no. 6, 2009, pp.27-34.
3 이관형, 강진구, 김재진, "이동형 통신 시스템에서 프로세서에 대한 최소 전력 소모를 위한 주파수 선택 알고리즘 연구," 한국컴퓨터정보학회 하계학술대회논문지, 2008, pp. 25-32.
4 김재진, "이동기기에서 배터리를 고려한 저전력 알고리즘 연구," 한국컴퓨터정보학회, vol. 16, no. 2, 2011, pp.193-199.
5 "MHL2300AT Hard Disk Drive Product Manual," www.fujitsu.com
6 "TMS320C6411 Power Consumption Summary," www.ti.com
7 "SST Multi-purpose Flash SST39LF020," www.sst.com
8 In[1] Qing Wu, Massoud Pedram, Xunwei Wu, "Clock-Gating and Its Application to Low Power Design of Sequential Circuits," IEEE Custom Interated Circuits Conference, 1997.
9 D. Garrett, M. Stan, and A. Dean, "Challenges in clock gating for a low-power ASIC methodology," in Proc. ISLPED, San Diego, CA, August, 1999, pp. 176-181.
10 Pietro Babighian, Enrico Macii, "A Scalable Algorithm for RTL Insertion of Gated Clocks Based on ODCs Computation," IEEE transactions on Computer-Aided Design of Integrated Circuits And Systems, vol. 24, no. 1, Jaunuary 2005, pp.29-42.   DOI   ScienceOn