Browse > Article

An efficient circuit design algorithm considering constraint  

Kim, Jae Jin (강동대학교 신재생태양광공학과)
Publication Information
Journal of Korea Society of Digital Industry and Information Management / v.8, no.1, 2012 , pp. 41-46 More about this Journal
Abstract
In this paper, An efficient circuit design algorithm considering constraint is proposed. The proposed algorithm sets up in time constraint and area constraint, power consumption constraint for a circuit implementation. First, scheduling process for time constraint. Select the FU(Function Unit) which is satisfied with time constraint among the high level synthesis results. Analyze area and power consumption of selected FUs. Constraint set for area and power constraint. Device selection to see to setting condition. Optimization circuit implementation in selected device. The proposed algorithm compared with [7] and [8] algorithm. Therefore the proposed algorithm is proved an efficient algorithm for optimization circuit implementation.
Keywords
Constraint; Power Consumption; Scheduling; FU;
Citations & Related Records
연도 인용수 순위
  • Reference
1 R. J Francis, J. Rose and Z. Vranestic, "Chortle-crf : Fast Technology Mapping for Lookup Table-Based FPGAs," 28th ACM/IEEE Design Automation Conference, June 1991, pp. 227-233.
2 J. Cong and Y. Ding, "FlowMap : An 'Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs," IEEE Transactions on Computer-Aided Design of Integrated Circuit and Systems, Vol. 13, No. 1, January 1994, pp. 1-11.   DOI
3 R. J Francis, J. Rose and Z. Vranestic, "Technology Mapping of Lookup Table-Based FPGAs for Performance," 1991 IEEE Conference on Computer Aided Design, pp. 568-571.
4 E. M. Sentovice et al., "SIS : A system for sequential Circuit Synthesis," Technical Report UCM/ERL M92/41, Electronics Research Laboratory, Department of Electrical Engineering and Computer Science, University of California, Berkeley, 1992.
5 Jason Helge Anderson, Stephen Dean Brown, "Technology Mapping for Large Complex PLDs," Design Automation Conference, 1998, pp. 698-703.
6 윤충모, 김희석, "시간적 조건에서 실행 시간을 개선한 CPLD 기술 매핑 알고리즘 개발," 한국OA 학회 논문집 vol 4권, 3호, 1999, pp. 35-46.
7 김재진, 이관형, "상관 관계에 의한 CLB 구조의 CPLD 저전력 기술 매핑 알고리즘," 한국컴퓨터정보학회 논문집, 제10권, 제2호, 2005, pp. 49-57.
8 김재진, 이관형, "시간 제약 조건과 면적을 고려한 효율적인 CPLD 기술 매핑," 한국컴퓨터정보학회 논문집, 제10권, 제3호, 2005, pp. 11-18.
9 정우성, "에너지 소모 최소화를 위한 다중 전압스케쥴링 기법," 한양대학교 대학원, 2009.
10 최지영, "시간 제약 조건하에서의 최적 모듈 선택에 의한 저전력 스케쥴링 알고리듬의 설계," 청주대학교 대학원, 2004.
11 김재진, 허화라, "CPLD를 위한 RTL 바인딩과 저전력 기술매핑 알고리즘," 디지털산업정보학회 논문집, 제3권, 제1호, 2007, pp. 21-26.
12 김재진, 강진구, 허화라, 윤충모, "이동형 시스템에서 프로세서의 전력 소모 최소화를 위한 주파수 선택 알고리즘," 디지털산업정보학회 논문집, 제4권, 제1호, 2008, pp. 9-16.