1 |
Samsung, 1G x 8 bit - 2G x 8 bit- 4G x 8 bit NAND flash memory datasheet (K9XXG08UXA), https://www.scribd.com/document/ 7010323/Samsung-1G-x-8-Bit-2G-x-8-Bit-4G-x-8-Bit-NAND-Flash-Memory-Datasheet
|
2 |
A. Gupta, Y. Kim, and B. Urgaonkar, "DFTL: A flash translation layer employing demand-based selective caching of page-level address mappings," in Proc. 14th Int. Conf. Archit. Support Program. Languages Operating Syst., pp. 229-240, 2009.
|
3 |
S. Lee, et. al., "A log buffer based flash translation layer using fully associative sector translation," ACM Trans. Embedded Computing Sys. Vol. 6, No. 3, pp.1-27, 2007.
DOI
|
4 |
Y. Guan, et. al., "A Block-Level Log-Block Management Scheme for MLC NAND Flash Memory Storage Systems," IEEE Trans. on Computers, vol. 66, no. 9, pp. 1464-1477, Sep. 2017.
DOI
|
5 |
F. Ni, et. al., "A Hash-Based Space-Efficient Page-Level FTL for Large-Capacity SSDs," 2017 International Conference on Networking, Architecture, and Storage (NAS), Shenzhen, 2017, pp. 1-6
|
6 |
S. Jiang, et. al., "S-ftl: An efficient address translation for flash memory by exploiting spatial locality," in Mass Storage Systems and Technologies (MSST), IEEE, 2011, pp. 1-12.
|
7 |
H.-P. Choi, Y.-S. Kim, "An Efficient Cache Management Scheme of Flash Translation Layer for Large Size Flash Memory Drives," Journal of The Korea Society of Computer and Information Vol. 20 No. 11, pp. 31-38, November 2015
DOI
|
8 |
Storage Traces of UMass Trace Repository, http://traces.cs.umass.edu/index.php/Storage/Storage
|
9 |
H. Kim, D. Shin, Y. Jeong, and K. Kim, "Shrd: Improving spatial locality in flash storage accesses by sequentializing in host and randomizing in device," in Proceedings of the 15th USENIX Conference on File and Storage Technologies, Berkeley, USENIX Association, 2017.
|
10 |
Y. Yao, et. al., "An Advanced Adaptive Least Recently Used Buffer Management Algorithm for SSD," in IEEE Access, vol. 7, pp. 33494-33505, 2019,
DOI
|