[KSCI] Korea Science Citation Index Service

http://dx.doi.org/10.9708/jksci.2021.26.11.001

K-means clustering analysis and differential protection policy according to 3D NAND flash memory error rate to improve SSD reliability

Son, Seung-Woo (Dept. of Aerospace and Software Engineering, Gyeongsang National University)
Kim, Jae-Ho (Dept. of Aerospace and Software Engineering, Gyeongsang National University)

Publication Information

Journal of the Korea Society of Computer and Information / v.26, no.11, 2021 , pp. 1-9 More about this Journal

Abstract

3D-NAND flash memory provides high capacity per unit area by stacking 2D-NAND cells having a planar structure. However, due to the nature of the lamination process, there is a problem that the frequency of error occurrence may vary depending on each layer or physical cell location. This phenomenon becomes more pronounced as the number of write/erase(P/E) operations of the flash memory increases. Most flash-based storage devices such as SSDs use ECC for error correction. Since this method provides a fixed strength of data protection for all flash memory pages, it has limitations in 3D NAND flash memory, where the error rate varies depending on the physical location. Therefore, in this paper, pages and layers with different error rates are classified into clusters through the K-means machine learning algorithm, and differentiated data protection strength is applied to each cluster. We classify pages and layers based on the number of errors measured after endurance test, where the error rate varies significantly for each page and layer, and add parity data to stripes for areas vulnerable to errors to provides differentiate data protection strength. We show the possibility that this differentiated data protection policy can contribute to the improvement of reliability and lifespan of 3D NAND flash memory compared to the protection techniques using RAID-like or ECC alone.

Keywords

Reliability; 3D-NAND Flash; Bit error rate; RAID; Cluster; K-means;

Citations & Related Records

Reference

1	Yejia Di et al., "Minimizing Retention Induced Refresh Through Exploiting Process Variation of Flash Memory," in IEEE Transactions on Computers, vol. 68, pp. 83-98, July 2018. DOI
2	J. MacQueen, "Some methods for classification and analysis of multi- variate observations," in Proc. of Berkeley Symp. on Math. Statistics and Prob.
3	Jaeho Kim and Jung Kyu Park, "Building Reliable Massive Capacity SSDs through a Flash Aware RAID-Like Protection",IEEE International Conference on Consumer Electronics (ICCE) 2020, Las Vegas, NV, USA, 4-6 January 2020.
4	Gary, J.; van Ingen, C. Empirical Measurements of Disk Failure Rates and Error Rates; Technical Report MSR-TR-2005-166; Microsoft: Redmond, WA, USA, December 2005.
5	Nikolaos Papandreou, Haralmpos Pozidis, Thomas Parnell et. al, "Characterization and Analysis of Bit Errors in 3D TLC NAND Flash Memory", 2019 IEEE International Reliability Physics Symposium (IRPS), 23 May 2019.
6	R. Micheloni et al., "Array Architectures for 3-D NAND Flash Memories," Proceedings of the IEEE, vol. 105, no. 9, pp. 1634-1649, Sep. 2017, DOI. 10.1109/JPROC.2017.2697000. DOI
7	Agrawal, N.; Prabhakaran, V.; Wobber, T.; Davis, J.D.; Manasse, M.; Panigrahy, R. Design tradeoffs for SSD performance. In 2008 USENIX ATC; USENIX Association: Berkeley, CA, USA, 2008; pp. 57-70.
8	Seung woo Son, Min jin oh, Jaeho Kim. "Improve reliability of SSD through cluster analysis based on error rate of 3D-NAND flash and application of differentiated protection policy". 64th Proceedings of KSCI Conference 2021. 16 July 2021.
9	Cristian Zambelli, Rino Micheloni and Piero Olivo, "Reliability challenges in 3D NAND Flash memories", IEEE 11th International Memory Workshop(IMW), May 2019.
10	H. Kim et al., "Evolution of NAND Flash Memory: From 2D to 3D as a Storage Market Leader," in IEEE International Memory Workshop (IMW), May 2017, pp. 1-4, DOI. 10.1109/IMW.2017.7939081. DOI
11	Jaeho Kim, Jongmin Lee, Jongmoo Choi, Donghee Lee and Sam H. Noh, "Improving SSD Reliability with RAID via Elastic Striping and Anywhere Parity", 2013 43rd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), 08 August 2013.
12	Jung, M.; Kandemir, M. An Evaluation of Different Page Allocation Strategies on High-speed SSDs. In Proceedings of the USENIX Workshop on Hot Topics in Storage and File Systems (HotStorage), Boston, MA, USA, 13-14 June 2012.
13	Kim, J.; Kim, J.M.; Noh, S.; Min, S.L.; Cho, Y. A space-efficient flash translation layer for CompactFlash systems. IEEE Trans. Consum. Electron. 2002, 48, 366-375. DOI
14	Yuqian Pan, Haichun Zhang, Mingyang Gong and Zhenglin Liu, "Process-variation Effects on 3D TLC Flash Reliability: Characterization and Mitigation Scheme", 2020 IEEE 20th International Conference on Software Quality, Reliability and Security (QRS)
15	C. Zambelli et al., "Characterization of TLC 3D-NAND Flash Endurance through Machine Learning for LDPC Code Rate Optimization," in IEEE International Memory Workshop (IMW), May 2017, pp. 1-4, DOI. 10.1109/IMW.2017.7939074. DOI
16	Seong, Y.J.; Nam, E.H.; Yoon, J.H.; Kim, H.; yong Choi, J.; Lee, S.; Bae, Y.H.; Lee, J.; Cho, Y.; Min, S.L. Hydra: A Block-Mapped Parallel Flash Memory Solid-State Disk Architecture. IEEE Trans. Comput. 2010, 59, 905-921. DOI
17	Chen, F.; Koufaty, D.A.; Zhang, X. Understanding Intrinsic Characteristics and System Implications of Flash Memory Based Solid State Drives. In Proceedings of the Eleventh International Joint Conference on Measurement and Modeling of Computer Systems, Seattle, WA, USA, 15-19 June 2009; pp. 181-192.
18	Lee, J.; Byun, E.; Park, H.; Choi, J.; Lee, D.; Noh, S.H. CPS-SIM: Configurable and accurate clock precision solid state drive simulator. In Proceedings of the 2009 ACM Symposium on Applied Computing, Honolulu, HI, USA, 15-19 March 2009; pp. 318-325.
19	Wikipedia. Flash Memory. 2019. Available online: https://en.wikipedia.org/wiki/Flash_memory (accessed on 20 November 2020).
20	L. Shi et al.,"Exploiting process variation for write performance improvement on nand flash memory storage systems," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 24, pp. 334-337, February 2015. DOI