1 |
C. A. Waldspurger, "Memory resource management in VMware ESX server," ACM SIGOPS Operating Systems Review, Vol. 36, No. SI, pp. 181, Dec. 2002.
DOI
|
2 |
T. Garfinkel, and M. Rosenblum, "A Virtual Machine Introspection Based Architecture for Intrusion Detection," Ndss, Vol. 3, No. 2003, pp. 191-206, Feb. 2003.
|
3 |
S. Iyer, and P. Druschel, "Anticipatory scheduling: A disk scheduling framework to overcome deceptive idleness in synchronous I/O," ACM SIGOPS Operating Systems Review, Vol. 35, No. 5, pp. 117-130, Oct. 2001.
DOI
|
4 |
Y. Zhang, and B. Bhargava, "Self-Learning Disk Scheduling," IEEE Transactions on Knowledge and Data Engineering, Vol. 21, No. 1, pp. 50-65, Jan. 2009.
DOI
|
5 |
M. Yi, M. Lee, and Y. I. Eom, "Cffq: I/o scheduler for providing fairness and high performance in ssd devices," Proceedings of the 11th International Conference on Ubiquitous Information Management and Communication, pp. 87, Jan. 2017.
|
6 |
S. Park, and K. Shen, "FIOS: a fair, efficient flash I/O scheduler," FAST, Vol. 12, pp. 13-13, Feb. 2012.
|
7 |
K. Shen, and S. Park, "Flashfq: A fair queueing i/o scheduler for flash-based ssds," Presented as part of the 2013 USENIX Annual Technical Conference, pp. 67-78, 2013.
|
8 |
J. Kim, D. Lee, and S. H. Noh, "Towards SLO Complying SSDs Through OPS Isolation," 13th USENIX Conference on File and Storage Technologies (FAST 15), pp. 183-189, 2015.
|
9 |
D. W. Chang, H. H. Chen, and W. J. Su, "VSSD: performance isolation in a solid-state drive," ACM Transactions on Design Automation of Electronic Systems (TODAES), Vol. 20, No. 4, pp. 51, 2015.
|
10 |
T. S. Chung, D. J. Park, S. Park, D. H. Lee, S. W. Lee, and H. J. Song, "A survey of flash translation layer," Journal of Systems Architecture, Vol. 55, No. 5-6, pp. 332-343, 2009.
DOI
|
11 |
S. Kim, and J. W. Kwak, "Analysis of Potential Risks for Garbage Collection and Wear Leveling Interference in FTL-based NAND Flash Memory," Journal of The Korea Society of Computer and Information, Vol. 24, No. 3, pp. 1-9, Mar. 2019.
DOI
|
12 |
"MT29F4G08ABADAWP 8Gbit SLC NAND Flash Memory Data Sheet," Micro Technology, 2009.
|
13 |
"K9GAG08U0M 2G x 8bit MLC NAND Flash Memory Data Sheet," Samsung Electronics, https://www.samsung.com, 2007
|
14 |
S. Hachiya, K. Johguchi, K. Miyaji, and K. Takeuchi, "TLC/MLC NAND flash mix-and-match design with exchangeable storage array," International Conference on Solid State Devices and Materials, pp. 894-895, Sep. 2013.
|
15 |
D. Ma, J. Feng, and G. Li, "A survey of address translation technologies for flash memories," ACM Computing Surveys (CSUR), Vol. 46, No. 3, pp. 36, 2014.
|
16 |
M. C. Yang, Y. M. Chang, C. W. Tsao, P. C. Huang, Y. H. Chang, and T. W. Kuo, "Garbage collection and wear leveling for flash memory: Past and future," 2014 IEEE International Conference on Smart Computing, pp. 66-73, Nov. 2014.
|
17 |
S. M. Huang, and L. P. Chang, "Providing SLO compliance on NVMe SSDs through parallelism reservation," ACM Transactions on Design Automation of Electronic Systems (TODAES), Vol. 23, No. 3, pp. 28, 2018
|
18 |
J. S. Bucy, J. Schindler, S. W. Schlosser, and G. R. Ganger, "The DiskSim simulation environment version 4.0 reference manual reference manual (CMUPDL-08-101)," Technical report Parallel Data Laboratory, 2008.
|
19 |
V. Prabhakaran, and T. Wobber, "SD extension for DiskSim simulation environment," Microsoft Reseach, 2009.
|
20 |
"I/O and search engine I/O. umass trace repository," Application. OLTP, 2007.
|
21 |
"SNIA IOTTA Repository," Trace. Exchange, 2010.
|