1 |
C. J. Wu, A. Jaleel, W. Hasenplaugh, M. Martonosi, S. C. Steely, Jr., and J. Emer, "SHiP: Signature-Based Hit Predictor for High Performance Caching," In Proceedings of the International Symposium on Microarchitecture (MICRO), pp. 430-441, 2011.
|
2 |
G. S. Tyson, M. K. Farrens, J. Matthews, and A. R. Pleszkun, "A Modified approach to data cache management," In Proceedings of the International Symposium on Microarchitecture (MICRO), pp. 93-103, 1995.
|
3 |
D. Rolán, B. B. Fraguela, and R. Doallo, "Adaptive Line Placement with the Set Balancing Cache," In Proceedings of the International Symposium on Microarchitecture (MICRO), pp. 529-540, 2009.
|
4 |
J. Peir, Y. Lee, and W. W. Hsu, "Capturing Dynamic Memory Reference Behavior with Adaptive Cache Topology," In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pp. 240-250, 1998.
|
5 |
M. K. Qureshi, D. Thompson, and Y. N. Patt, "The V-Way Cache: Demand Based Associativity via Global Replacement," In Proceedings of International Symposium on Computer Architecture (ISCA), pp. 544-555, 2005.
|
6 |
J. M. Kim and S. W. Chung, "Group-Based Replacement Algorithm to Reduce Cache Miss in Last Level Cache," Journal of The Korea Society of Computer and Information, Vol. 6, No. 5, pp. 44-50, Oct. 2010.
|
7 |
D. O. Son, H. J. Choi, J. M. Kim., and C. H. Kim, "Core-aware Cache Replacement Policy for Reconfigurable Last Level Cache," Journal of The Korea Society of Computer and Information, Vol. 18, No. 11, pp. 1-12, Nov. 2013.
DOI
|
8 |
M. K. Qureshi, A. Jaleel, Y. N. Patt, S. C. Steely, Jr., and J. Emer, "Adaptive Insertion Policies for High Performance Caching," In Proceedings of International Symposium on Computer Architecture (ISCA), pp. 381-391, 2007.
|
9 |
V. Seshadri, O. Mutlu, M. A. Kozuch, and T. C. Mowry, "The Evicted-Address Filter: A Unified Mechanism to Address Both Cache Pollution and Thrashing," In Proceedings of International Conference on Parallel Architectures and Compilation Techniques (PACT), pp. 355-366, 2012.
|
10 |
B. H. Bloom, "Space/time Trade-offs in Hash Coding with Allowable Errors," Communications of the ACM, pp. 422-426, 1970.
|
11 |
T. Austin, E. Larson, and D. Ernst, "SimpleScalar: An Infrastructure for Computer System Modeling," Computer, Vol.35, No.2, pp. 59-67, 2002.
DOI
|
12 |
SPEC CPU2000 Benchmarks, http://www.specbench.org
|