Browse > Article
http://dx.doi.org/10.9708/jksci.2010.15.9.001

CHARMS: A Mapping Heuristic to Explore an Optimal Partitioning in HW/SW Co-Design  

Adeluyi, Olufemi (Chosun University)
Lee, Jeong-A (Chosun University)
Publication Information
Journal of the Korea Society of Computer and Information / v.15, no.9, 2010 , pp. 1-8 More about this Journal
Abstract
The key challenge in HW/SW co-design is how to choose the appropriate HW/SW partitioning from the vast array of possible options in the mapping set. In this paper we present a unique and efficient approach for addressing this problem known as Customized Heuristic Algorithm for Reducing Mapping Sets(CHARMS). CHARMS uses sensitivity to individual task computational complexity as well the computed weighted values of system performance influencing metrics to streamline the mapping sets and extract the most optimal cases. Using H.263 encoder, we show that CHARMS sieves out 95.17% of the sub-optimal mapping sets, leaving the designer with 4.83% of the best cases to select from for run-time implementation.
Keywords
hardware-software co-design; heuristic algorithm; embedded systems; partitioning; design space exploration;
Citations & Related Records
Times Cited By KSCI : 2  (Citation Analysis)
연도 인용수 순위
1 Ahn S., Kim J., Lee Jeong-A. "Heuristic Algorithm for Reducing Mapping Sets of Hardware-Software Partitioning in Reconfigurable System," Asia-Pacific Computer Systems Architecture Conference, 2004.
2 Kienhuis, A.C.J., "Design Space Exploration of Stream-based Dataflow Architectures," Ph D Thesis, Delfts University of Technology, 1999.
3 Adeluyi O., "A Co-Design Approach for Embedded Multimedia Applications: a case study of H.264," MSc Thesis, Chosun University, Korea, June 2009.
4 Henkel J. and Ernst R., "An Approach to Automated Hardware/Software Partitioning using a Flexible Granularity that is Driven by High-Level Estimation Techniques," VLSI Systems, IEEE Transactions, April 2001.
5 Z. Luke and Z. Raida, "Multi-objective Optimization of Wire Antennas: Genetic Algorithms versus Particle Swarm Optimization," Radio Engineering, Vol. 14, No 4, Dec 2005.
6 Beuxa S., Boisa G., Nicolescua G., Bouchebabab Y., Langevinb M. and Paulinb P., "Combining mapping and partitioning exploration for NoC-based embedded systems," Special Issue on HW/SW Co-Design: Systems and Networks on Chip, Journal of Systems Architecture, Volume 56, Issue 7, pp. 223-232, July 2010.   DOI   ScienceOn
7 이지근, 김명훈, 이상설, 정성태, "Design of an Efficient VLSI Architecture and Verification using FPGA-implementation for HMM(Hidden Markov Model)-based Robust and Real-time Lip Reading," 한국컴퓨터정보학회논문지, 제 11권, 제 2호 159-167쪽, 2006년 5월.   과학기술학회마을
8 Si-hyun Lee, "The Design and implementation of parallel processing System using the Nios(R) II embedded processor", 한국컴퓨터정보학회논문지, 제14권, 제 11호, 97-103쪽, 2009년 11월.   과학기술학회마을
9 De Micheli, G. Ernst, R. and Wolf. W., "Readings in Hardware/software co-design," Morgan Kaufmann Publishers, 2002.