Browse > Article

Simulation and Mask Drawing of Single Flux Quantum AND gate  

정구락 (한국광기술원 연구원)
임해용 (한국광기술원 연구원)
박종혁 (한국광기술원)
강준희 (인천대 물리학과)
한택상 (한국광기술원 기술총괄부장)
Publication Information
Progress in Superconductivity and Cryogenics / v.4, no.1, 2002 , pp. 35-39 More about this Journal
Abstract
We have simulated and laid out a Single Flux Quantum(SFQ) AND gate for Arithmetic Logic Unit by using XIC, WRspice and Lmeter. SFQ AND gate circuit is a combination of two D Flip-Flop. D Flip-Flop and dc SQUID are the similar shape form the fact that it has the loop inductor and two Josephson junction We obtained perating margins and accomplished layout of the AND gate. We got the margin of $\pm$38%. over. After layout, we drew mask for fabrication of SFQ AND sate. This mask was included AND gate, dcsfq, sfqdc, rs flip-flop and jtl.
Keywords
sfq and gate; dcsfq; sfqdc; rs flip-flop; jtl; Josephson junction;
Citations & Related Records
연도 인용수 순위
  • Reference
1 RSFQ Logic/Memory Family: A new Josephoson-Junction Technology for Sub-Terahertz Clock-Frequency Digital Systems /
[ K. K. Likarev;V.K. Semenov ] / IEEE Trans. Appl. Supercond
2 On-Chip High-Frequency Diagnostic of RSFQ Logic Cells /
[ Pascal Febvre;Jean-Claude Berthet;David Ney;Agnes Roussy;Jun Wu Tao;Gilbert Angenieux ] / IEEE Trans. Appl. Supercond.   DOI   ScienceOn
3 RSFQ Time Digitizing System /
[ Alex F. Kirichenko;Saad Sarwana, Oleg A.;Mukhanov, Igor V. Vernik ] / IEEE Trans. Appl. Supercond.
4 High-frequency Clock Operation of Josephson 256-word x 16-bit RAMs /
[ Shuichi Nagasawa;Hideaki Numata;Yoshihito Hashimoto;Shuichi Tahara ] / IEEE Trans. Appl. Supercond.
5 Case Study in RSFQ design: Fast Pipelined Parallel Adder /
[ P. Bunyk;P. Litskevitch ] / IEEE Trans. Appl. Supercond.
6 /
[ HYPRES ] / Niobium Design Rules