1 |
Walter J. Trybula, 1993, Hot Jobs, Bane or Boon, In Proceeding of Electronics Manufacturing Technology Symposium, pp.317-322.
|
2 |
Narahari, Y. and Khan, L.M., 1997, Modeling the Effect of Hot Lots in Semiconductor Manufacturing Systems, IEEE Transactions of semiconductor manufacturing, 10(1), pp.185-188.
DOI
ScienceOn
|
3 |
Wang, Z. and Chen, J., 2009, Release Control for Hot orders based on TOC Theory for Semiconductor Manufacturing Line, In Proceeding of the 7th Asian Control Conference, pp.1554- 1557.
|
4 |
Ko, K., Kim, B.H. and Yoo, S.K., 2013, Simulation Based Planning & Scheduling System: , In Proceedings of the 2013 Winter Simulation Conference, pp.4103-4104.
|
5 |
Fowler, J. and Robinson, J., 1995, Measurement and Improvement of Manufacturing Capacities (MIMAC): Final Report. Technical Report 95062861A-TR, SEMATECH, Austin, TX.
|
6 |
http://www.semiconductors.org
|
7 |
Wu, M.-C., Chiou, S.-J. and Chen, C.-F., 2008, Dispatching for Make-to-order Wafer Fabs with Machine-dedication and Mask Set-up Characteristics, International Journal of Production Research, 46(14), pp.3993-4009.
DOI
ScienceOn
|
8 |
Kang, K.H. and Lee, Y.H., 2006, Make-to-order Scheduling in Foundry Semiconductor Fabrication, International Journal of Production Research, 45(3), pp.615-630.
|
9 |
Park, S.C., Ahn, E.K., Chung, Y.H, Yang, K.R., Kim, B.H. and Seo, J.C., 2013, Fab Simulation with Recipe Arrangement of Tools, In Proceeding of the 2013 Winter Simulation Conference, pp.3840-3849.
|
10 |
Ehteshami, B., Petrakian, R.G. and Shabe, P.M., 1992, Trade-offs in Cycle Time Management: Hot Lots, IEEE Transactions on Semiconductor Manufacturing, 5(2) pp.101-105.
DOI
ScienceOn
|
11 |
Chiang, T.C. and Fu, L.C., 2007, "Using Dispatching Rules for Job Shop Scheduling with Due Date-based Objectives, International Journal of Production Research 45, pp.3245-3262.
DOI
ScienceOn
|
12 |
Zhou, Z. and Rose, O., 2012, WIP Balance and Due Date Control in a Wafer Fab with Low and High Volume Products, In Proceedings of the 2012 Winter Simulation Conference, pp.2019-2026.
|
13 |
Uzsoy, R., Church, L.K. and Ovacik, I.M., 1992, Dispatching Rules for Semiconductor Testing Operations: A Computational Study, In Proceedings of the Thirteenth IEEE/CHMT International Electronics Manufacturing Technology Symposium, pp.272-276.
|
14 |
Johri, P.K., 1993, Practical Issues in Scheduling and Dispatching in Semiconductor Wafer Fabrication, Journal of Manufacturing Systems, 12(6), pp.474-483.
DOI
ScienceOn
|