Bottleneck Detection Framework Using Simulation in a Wafer FAB |
Yang, Karam
(Department of Industrial Engineering, Ajou University)
Chung, Yongho (Department of Industrial Engineering, Ajou University) Kim, Daewhan (Defense Agency for Technology and Quality) Park, Sang Chul (Department of Industrial Engineering, Ajou University) |
1 | Tanjong, Shirley J., 2011, Bottleneck Management Strategies in Semiconductor Wafer Fabrication Facilities, Proceedings of the 2011 International Conference on Industrial Engineering and Operations Management Kuala Lumpur, Malaysia, January 22-24. |
2 | Wein, L.M., 1988, Scheduling Semiconductor Wafer Fabrication, IEEE Transactions on Semiconductor Manufacturing, 1, 115-129. DOI ScienceOn |
3 | Gurnani, H., Anupindi, R. and Akella, R., 1992, Control of Batch Processing Systems in Semiconductor Wafer Fabrication Facilities, IEEE Transactions on Semiconductor Manufacturing (v5, 1992), pp.319-328. DOI ScienceOn |
4 | Park, S., Yim, H. and Jee, H., 2009, Digital Fabtory for Virtual Line Simulation and RFID, Proceedings of the Society of CAD/CAM Engineers Conference, pp.489-492. |
5 | Park, D., Yang, J., You, K. and Park, B., 2008, Implementation of an E-BOM Copy Method for an Order-specific Semiconductor Equipment, Transactions of the Society of CAD/CAM Engineers, 13(4), pp.273-285. 과학기술학회마을 |
6 | Park, G.M., 2008, Performance Evaluation of Scheduling Rules using Manufacturing Line Simulation, Konkuk University. |
7 | Sarin, S.C., Varadarajan, A. and Wang, L., 2011, A Survey of Dispatching Rules for Operational Control in Wafer Fabrication, Production Planning and Control, 22(1), pp.4-24. DOI |
8 | Zhou, Z. and Rose, O., 2010, A Pull/Push Concept for Tool Group Workload Balance in a Wafer Fab, In Proceedings of the 2010 Winter Simulation Conference, pp.2516-2512. |
9 | Rosenberg, O. and Ziegler, H., 1992, A Comparison of Heuristic Algorithms for Cost-oriented Assembly Line Balancing, Zeitschrift fur Operations Research 36, pp.477-495. |
10 | Zhou, Z. and Rose, O., 2009, A Bottleneck Detection and Dynamic Dispatching Strategy for Semiconductor Wafer Fabrication Facilities, Proc. of the Winter Simulation Conference, December 13-16, Austin, TX, USA, pp.1646-1656. |
11 | Chung, J. and Jang, J., 2009, IEEE Transactions on Semiconductor Manufacturing, 22(3), pp.381-390. DOI ScienceOn |
12 | Fowler, J. and Robinson, J., 1995, Measurement and Improvement of Manufacturing Capacities (MIMAC): Final Report, Technical Report 95062861A-TR, SEMATECH, Austin, TX. |
13 | Zhou, Z. and Rose, O., 2012, WIP Control and Calibration in a Wafer FAB, In Proceedings of the 2012 Winter Simulation Conference, Research46, pp.5515-5529. |
14 | Kim, S., Yea, S. and Kim, B., 2000, Stepper Scheduling in Semiconductor Wafer Fabrication Process, The Proceedings of International Conference on Modeling and Analysis of Semiconductor Manufacturing, Arizona, pp.157-167. |
15 | Lee, B., Lee, Y.H., Yang, T. and Ignisio, J., 2008, A Due-date Based Production Control Policy using WIP Balance for Implementation in Semiconductor Fabrications, International Journal of Production. |