Design of an Asynchronous Instruction Cache based on a Mixed Delay Model
![]() |
Jeon, Kwang-Bae
(충북대학교 정보통신 공학과)
Kim, Seok-Man (충북대학교 정보통신 공학과) Lee, Je-Hoon (강원대학교 전자공학과) Oh, Myeong-Hoon (한국전자통신연구원) Cho, Kyoung-Rok (충북대학교 정보통신 공학과) |
1 | M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. R. Mudge, and B. Brown, "MiBench: A free, commercially representative embedded benchmark suite," Proc. WWC-4.2001, pp.3-14, 2001(12). |
2 | D. Hormdee and J. D. Garside, "AMULET3i cache architecture," Proc. ASYNC'2001, pp.152-161, 2001(3). |
3 | Z. Wang, S. Das, H. Che, and M. Kumar, "SACCS: Scalable Asynchronous Cache Consistency Scheme for Mobile Environments," Proc. ICDCSW'03, pp.797-802, 2003(5). |
4 | J. M. Colmenar, O. Garnica, S. Lopez, J. I. Hidalgo, J. Lanchares, and R. Hermida, "Empirical characterization of the latency of long asynchronous pipelines with data-dependent module delays," Proc. 12th EUROMICROPDP' 04, pp.311-321, 2004(2). |
5 | J. Battogtokh and K. R. Cho, "Design of a DI model-based Content Addressable Memory for Asynchronous Cache," International Journal of Contents, Vol.5, No.2, pp.53-58, 2009(6). DOI ScienceOn |
6 | K, Osada, H. Higuchi, K. Ishibashi, N. Hashimoto, and K. Shiozawa, "A 2 ns access, 285 MHz, two-port cache macro using double global bit-line pairs," Proc. ISSCC'97, pp.402-403, 1997(2). |
7 | Virantha N. Ekanayak and Rajit Manohar, "Asynchronous DRAM Design and Synthesis," Proc. Asynchronous Circuits and Systems, pp.174-183, 2003(5). |
8 | S. N. Kim, S. W. Kim, Y. W. Kim, M. H. Oh, and C. H. Shin, "Ultra low power asynchronous processor development," Technical Report 09ZH1230-01-7030P, ETRI, 2009(12). |
9 | J. Montanaro, R. T. Witek, K. Anne, and A. J. Black, “A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor,” IEEE Journal of ISSCC, Vol.31, No.11, pp.1703-1714, 1996(11). |
![]() |