An Efficient Log Buffer Management Scheme of Flash Memory Through Delay of Merging Hot Data Blocks |
Kim, Hak-Chul
(충북대학교 정보통신공학과)
Park, Yong-Hun (충북대학교 정보통신공학과) Yun, Jong-Hyeong (한국전자통신연구원 지식e러닝연구팀) Seo, Dong-Min (한국과학기술원 전자계산학과) Song, Suk-Il (충주대학교 컴퓨터공학과) Yoo, Jae-Soo (충북대학교 정보통신공학과) |
1 | SAMSUNG ELECTRONICS. Nand flash memory & smartmedia data block, 2005. |
2 | SAMSUNG ELECTRONICS, Nand Flash memory, K9F2G08R0B data book, 2007. |
3 | B. S. KIM and G. Y. LEE, "Method of driving remapping in flash memory and flash memory architecture suitable therefore," United States Patent, No.6,381,176, 2002(4). |
4 | C. Park, J. Seo, D. Seo, S. Kim, and B. Kim, "Cost-efficient memory architecture design of nand flash memory embedded systems," In Proccedings of the 21st International Conference on Computer Design(ICCD '03), pp.474-480, 2003(10). DOI |
5 | http://traces.cs.umass.edu/index.php/Storage/Storage. |
6 | E. Gal and S. Toledo "Algorithms and data structures for flash memories," ACM Comput. Surv, Vol.37, No.2. pp.138-16, 2005. DOI ScienceOn |
7 | S. E. Wells and C. H. Calif, “Method for wear leveling in a flash EEPROM memory," United States Patent, No.5,341,339, 1994. |
8 | S. W. Han, “"Flash memory wear leveling system and method,” United States Patent, No. 6,016,275, 2000. |
9 | S. W. Lee, D. J. Park, S. W. Lee, T. S. Chung, D. H. Lee, S. W. Park, and H. J. Song, “A Log Buffer-Based Flash Translation Layer Using Fully-Associative Sector Translation,” ACM Transactions on Embedded Computing Systems, Vol.6 Issue 3, 2007(7). DOI |
10 | J. S Kim, J. M. Kim, S. H. Noh, S. L. Min, and Y. K. Cho, “A space-efficient flash translation layer for Compact Flash systems,” IEEE Transactions on Consumer Electronics, pp.366-375, 2002(5). DOI ScienceOn |