Browse > Article
http://dx.doi.org/10.5909/JBE.2015.20.2.224

SIMD Instruction-based Fast HEVC RExt Decoder  

Mok, Jung-Soo (Dept. of Computer Engineering, Kwangwoon University)
Ahn, Yong-Jo (Dept. of Computer Engineering, Kwangwoon University)
Ryu, Hochan (Dept. of Computer Engineering, Kwangwoon University)
Sim, Donggyu (Dept. of Computer Engineering, Kwangwoon University)
Publication Information
Journal of Broadcast Engineering / v.20, no.2, 2015 , pp. 224-237 More about this Journal
Abstract
In this paper, we introduce the fast decoding method with the SIMD (Single Instruction Multiple Data) instructions for HEVC RExt (High Efficiency Video Coding Range Extensions). Several tools of HEVC RExt such as intra prediction, interpolation, inverse-quantization, inverse-transform, and clipping modules can be classified as the proper modules for applying the SIMD instructions. In consideration of bit-depth increasement of RExt, intra prediction, interpolation, inverse-quantization, inverse-transform, and clipping modules are accelerated by SSE (Streaming SIMD Extension) instructions. In addition, we propose effective implementations for interpolation filter, inverse-quantization, and clipping modules by utilizing a set of AVX2 (Advanced Vector eXtension 2) instructions that can use 256 bits register. The evaluation of the proposed methods were performed on the private HEVC RExt decoder developed based on HM 16.0. The experimental results show that the developed RExt decoder reduces 12% average decoding time, compared with the conventional sequential method.
Keywords
HEVC; RExt; HEVC Range extensions; SIMD; Parallelization;
Citations & Related Records
연도 인용수 순위
  • Reference
1 W-H. Chen, C. H. Smith, and S. C. Fralick, “A fast computational algorithm for the discrete cosine transform,” IEEE Trans. on Commun., vol. 25, no. 9, pp. 1004-1009, Sep. 1977.   DOI
2 C. Chi, M. Alvarez-Mesa, J. Lucas, B. Juurlink, and T. Schierl, “Parallel HEVC decoding on multi- and many-core architectures,” Journal of Signal Processing Systems, vol. 71, no. 3, pp. 247-260, June, 2013.   DOI
3 H. Jo, D. Sim, “Hybrid Parallelization for HEVC Decoder,” Image and Signal Processing (CISP)., vol. 1, pp. 170-175, Dec. 2013.
4 Chi, C. C., Alvarez-Mesa, M., Bross, B., Juurlink, B., and Schierl, T, “SIMD acceleration for HEVC decoding,” IEEE Trans. on CSVT., no. 99, Oct. 2014
5 T. Hwang, Y. Ahn, J. Ryu, D. Sim, “Optimized Implementation of Interpolation Filter for HEVC Encoder,” Journal of The Institute of Electronics Engineers of Korea, vol. 50, no. 10, pp. 199-203, October, 2013
6 T. Hwang, Y. Ahn, D. Sim, “SIMD instruction-based HEVC encoder optimization,” IPIU, Feb. 2013
7 Intel, “Intel Advanced Vector Extensions Programming Reference,” Technical Report 319433-011, Intel, June, 2011.
8 D.Flynn, C.Rosewarnem “Common test condition and software reference configurations for HEVC range extensions,” document JCTVC-L1006_v2, Geneva, Jan. 2013
9 B. Bross, W. Han, G. Sullivan, J. Ohm, and T. Wiegand, “High Efficiency Video Coding (HEVC) Text Specification Draft 10,” document JCTVC-L1003_v34, Geneva, CH, Jan. 2013.
10 B. Li, G. and G. Sullivan, “Comparison of Compression Performance of HEVC Draft 10 with AVC High Profile,” JCTVC-M0329, Incheon, Korea, April. 2013.
11 G. J. Sullivan, J. Ohm, W. Han, and T. Wiegand, “Overview of the High Efficiency Video Coding ( HEVC ) Standard,” IEEE Trans. on CSVT., vol. 22, no. 12, pp. 1649-1668, Dec. 2012.
12 J. Boyce, J. Chen, Y. Chen, D. Flynn, M. M. Hannuksela, M. Naccari, C. Rosewarne, K. Sharman, J. Sole, G. J. Sullivan, T. Suzuki, G. Tech, Y.-K. Wang, K. Wegner, Y. Ye, “Draft high efficiency video coding (HEVC) version 2, combined format range extensions (RExt), scalability (SHVC), and multi-view (MV-HEVC) extensions,” JCTVC-R1013, Sapporo, JP, July, 2014
13 Y.J. Ahn, W.J. Han, and D.G. Sim, “Study of decoder complexity for HEVC and AVC standards based on tool-by-tool comparison”, SPIE Applications of Digital Image Processing XXXV, Proceedings of SPIE, vol. 8499, pp. 8499-32, San Diego, USA, Aug. 2012.
14 C. Rosewarne, K. Sharman, M. Naccari, G. Sullivan, “HEVC Range extensions test model 6 encoder description,” JCTVC-P1013, San Jose, US, Jan. 2014