Browse > Article

Highly Integrated Low-Power Motion Estimation Processor for Mobile Video Coding Applications  

Park Hyun Sang (Division of Electronic and Electrical Engineering School of Engineering Kongju National University)
Publication Information
Journal of Broadcast Engineering / v.10, no.1, 2005 , pp. 77-82 More about this Journal
Abstract
We propose a highly Integrated motion estimation processor (MEP) for efficient video compression in an SoC platform. When compressing video by the standards like MPEG-4 and H.263, the macroblock related functions motion compensation. mode decision, motion vector prediction, and motion vector difference calculation require the frequent intervention of MCU. Thus the proposed MEP incorporates those functions with the motion estimation capability to reduce the number of interrupts to MCU, which can lead to a highly efficient SoC system. For low-power consumption, the proposed MEP can prevent the temporally static area from motion estimation or can skip the half-pel motion estimation for those macroblocks whose modes are decided as INTRA.
Keywords
움직인 추정;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Draft IS0/lEC MPEG-4 Video Verification Model Ver. 6.0. 'Coding of Moving Pictures and Associated Audio Information,' Feb. 1996
2 S. Y. Chao S. H. Park. S. W. Kim. Y. C. Kim. S. W. Jeong. B. Y. Chung. H. L. Roh. C. H. Lee. H. M. Lee. H. M. Yang. S. H. Kwak. and M. K. Lee. 'CalmRlSC$^{}$ TM/-32: a 32-bit low-power MCU core'. Proceedings of the Second IEEE Asia Pacific Conference on ASIC. pp. 285-289. 2000
3 K. M. Yang. M. T. Sun. and L. Wu. 'A Family of VLSI Designs for the Motion Compensation Block Matching Algorithm' IEEE Trans. Circuits Syst. Video Technol., Vol. 36. No. 10. pp. 1317-1325, Oct. 1989   DOI   ScienceOn
4 J, H, Lee, S. D. Kim, S. K. Jang, and J. B. Ra, 'A New VLSI Architecture of a Hierarchical Motion Estimator for Low Bit-Rate Video Coding,' Proc. IEEE lCIP, Vol. 2, pp. 774-778. Kobe, Japan, 1999
5 S. Furber. ARM System-on-Chip Architecture. Addison Wesley Longman, 2000
6 P. Kuhn. Algorithms. Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation. Kluwer Academic Publishers. London. 1999
7 K. W. Lim and J. B. Ra. 'Improved Hierarchical Search Block Matching Algorithm by Using Multiple Motion Vector Candidates,' lEE Electronics Letters. pp. 1771-1772. Oct. 1997
8 P. Pirsch. N. Demassieux. and W. Gehrke. 'VLSI Architectures for Video Compression A Survey,' Proceedings of IEEE. pp. 220-246. Vol. 83. No.2. Feb. 1995   DOI   ScienceOn
9 Draft ITU-T Recommendation H.263. 'Video Coding for Low Bitrate Communication.' Mar. 1996
10 J. L. MitchelL W. B. Pennebaker. and D. J. LeGall. MPEG Video Compression Standard. Kluwer Academic Publishers. London. 1996