1 |
Tae Hyun Kim, Yang On, and Sang Yeon Jun, "Design of Asynchronous Non-Volatile Memory Module Using NAND Flash Memory and PSRAM," Journal of the Semiconductor & Display Technology Vol. 19, No.3, pp. 118-123, 2020.
|
2 |
Jang, Minwoo, et al., "Defending against flush+ reload attack with DRAM cache by bypassing shared SRAM cache." IEEE Access, Vol. 8, pp. 179837-179844, 2020.
DOI
|
3 |
Egawa, Ryusuke, et al., "A layer-adaptable cache hierarchy by a multiple-layer bypass mechanism." Proceedings of the 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies. 2019.
|
4 |
Emara, Moustafa, and Bo-Cheng Lai, "Selective bypassing and mapping for heterogeneous applications on GPGPUs," Journal of Parallel and Distributed Computing, Vol. 142, pp. 106-118, 2020.
DOI
|
5 |
Xu, Yuanchao, et al., "Asymmetry & Locality-Aware Cache Bypass and Flush for NVM-Based Unified Persistent Memory," 2019 IEEE Intl Conf on Parallel & Distributed Processing with Applications, Big Data & Cloud Computing, Sustainable Computing & Communications, Social Computing & Networking (ISPA/BDCloud/SocialCom/SustainCom), pp. 168-175, 2019.
|
6 |
Choi, Juhee, "Low Power Scheme Using Bypassing Technique for Hybrid Cache Architecture," Journal of the Semiconductor & Display Technology, Vol. 20, No. 4, pp. 10-15, 2021.
|
7 |
Wang, Guan, et al., "Shared Last-Level Cache Management and Memory Scheduling for GPGPUs with Hybrid Main Memory," ACM Transactions on Embedded Computing Systems (TECS), Vol. 17, No. 4, pp. 1-25, 2018.
|
8 |
Agarwal, Sukarn, and Hemangee K. Kapoor, "Improving the lifetime of non-volatile cache by write restriction," IEEE Transactions on Computers Vol. 68, No. 9. pp. 1297-1312, 2019.
DOI
|
9 |
Seong, Nak Hee, Dong Hyuk Woo, and Hsien-Hsin S. Lee, "Security refresh: Prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping," ACM SIGARCH computer architecture news, Vol. 38, No. 3, pp. 383-394, 2010.
DOI
|
10 |
Esfeden, Hodjat Asghari, et al., "BOW: Breathing operand windows to exploit bypassing in GPUs," 2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pp. 996-1007, 2020.
|
11 |
Cronin, Patrick, Chengmo Yang, and Yongpan Liu, "A collaborative defense against wear out attacks in nonvolatile processors," ACM/ESDA/IEEE Design Automation Conference (DAC), p. 1-6, 2018.
|
12 |
Zhou, Fang, et al., "VAIL: A Victim-Aware Cache Policy to improve NVM Lifetime for hybrid memory system," Parallel Computing, Vol. 87, pp. 70-76, 2019.
DOI
|
13 |
J. Power, J. Hestness, M. S. Orr, M. D. Hill, and D. A. Wood, "gem5-gpu: A heterogeneous cpu-gpu simulator," IEEE Computer Architecture Letters, Vol. 14, No. 1, pp. 34-36, 2015.
DOI
|
14 |
J. Henning, "Spec cpu2006 benchmark descriptions," SIGARCH Comput. Archit. News, Vol. 34, No. 4, pp. 1-17, 2006.
DOI
|
15 |
Yongsoo Joo, Dimin Niu, Xiangyu Dong, Guangyu Sun, Naehyuck Chang, and Yuan Xie, "Energy- and endurance-aware design of phase change memory caches," 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010), pp. 136-141, 2010.
|
16 |
H.-S. Philip Wong et al., "Phase Change Memory," in Proceedings of the IEEE, Vol. 98, No. 12, pp. 2201- 2227, Dec. 2010.
DOI
|