1 |
Y. Kim, "Intelligent semiconductor device technology for in-memory computing applications," electronic engineering journal 47.7, pp. 38-46, 2020
|
2 |
J. R. Park, et al., "Insertion Loss Analysis According to the Structural Variant of Interposer," J.Microelectron. Packag. Soc 28.4, pp. 97-101, 2021.
|
3 |
S.M. Hyun et al., "TSV Core Tech-nology for 3D IC Packaging", Journal of the Korean Welding and Bonding Society 27.3, pp. 4-9, 2009.
|
4 |
S. M. et al., "Power Distribution in TSV-Based 3-D Processor-Memory Stacks," in IEEE Journal on Emerging and Selected Topics in Circuits and Systems, pp. 692-703, 2012
DOI
|
5 |
R. Sato, et al., "Study on high performance and productivity of TSV's with new filling method and alloy for advanced 3D-SiP," 2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International, pp. 1-4, 2012.
|
6 |
Rydning, et al., "The digitization of the world from edge to core," Framingham: International Data Corporation 16, 2018
|
7 |
JEDEC Standard High Bandwith memory (HBM) DRAM Specification JESD235, 2013.
|
8 |
D. H. Kim, et al., "TSV-aware interconnect length and power prediction for 3D stacked ICs," 2009 IEEE International Interconnect Technology Conference, pp. 26-28, 2009.
|
9 |
Q. Deng, et al., " A Precise Model of TSV Parasitic Capacitance Considering Temperature for 3D IC," 2015 Inter-national conference on automation, mechanical control and computational engineering, 2015.
|
10 |
R. M. Ray Tain, et al., "Thermal Performance of 3D IC Package with Embedded TSVs," Transactions of The Japan Institute of Electronics Packaging 5.1, pp. 75-84, 2012.
DOI
|
11 |
M. J. Wolf et al., "High aspect ratio TSV copper filling with different seed layers," 2008 58th Electronic Components and Technology Conference, pp. 563-570, 2008.
|
12 |
X. Zhang, et al., "Development of Through Silicon Via (TSV) Interposer Technology for Large Die (21x21mm) Fine-Pitch Cu/low-k FCBGA Package," 59th Electronic Components and Technology Conference, pp. 305-312, 2009.
|
13 |
K. Guruprasad, et al., "Electrical modeling and characterization of through silicon via for three-dimensional ICs," IEEE transactions on Electron Devices 57.1, pp 256-262, 2009.
DOI
|
14 |
M. Murugesan, et al., "500 nm-sized Ni-TSV with Aspect Ratio 20 for Future 3D-LSIs_A Low-Cost Electroless-Ni Plating Approach," 2019 30th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC), pp. 1-5, 2019.
|
15 |
S. P. Momar, et al., "Thermal behavior of stack-based 3D ICs," 2012 4th Electronic System-Integration Technology Conference. IEEE, 2012.
|