1 |
M. Lapedus, "Cryogenic Etch Re-Emerges", Semiconductor Engineering, Sept. 20th, 2018.
|
2 |
S. Aachboun, P. Ranson, C. Hilbert, and M. Boufnichel, "Cryogenic Etching of Deep Narrow Trenches in Silicon", J. Vac. Sci. Technol. A, Vol. 18, No. 4, pp. 1848-1852, 2000.
DOI
|
3 |
M. W. Pruessner, W. S. Rabinovich, T. H. Stievater, D. Park, and J. Baldwin, "Cryogenic Etch Process Development for Profile Control of High Aspect-Ratio Submicron Silicon Trenches", J. Vac. Sci. Technol. B, Vol. 25, No. 1, pp. 21-28, 2007.
DOI
|
4 |
L. Weidenfeller, M. Hofmann, S. Supreeti, S. Mechold, M. Holz, C. Reuter, E. Manske, W. W. Rangelow, "Cryogenic Etch for Pattern Transfer into Silicon of Mix-and-Match Structured Resist Layers", Microelectronic Eng., Vol. 227, p. 111325, 2020.
DOI
|
5 |
S. Aachboun, P. Ranson, C. Hilbert, and M. Boufnichel, "Cryogenic Etching of Deep Narrow Trenches in Silicon", J. Vac. Sci. Technol. A, Vol. 18, No. 4, pp. 1848-1852, 2000.
DOI
|
6 |
Y Tang, A Sandoughsaz, K. J. Owen, K. Najafi, "Ultra Deep Reactive Ion Etching of High Aspect-Ratio and Thick Silicon Using a Ramped-Parameter Process", Journal of Microelectromechanical Systems, Vol. 27, No. 4, pp. 1-13, 2018.
DOI
|
7 |
S. Patel and R. Mitchell, "Cryogenic Cooled Rotatable Electrostatic Chuck", U.S. Patent 2019/0181028 A1, Jun. 13, 2019.
|
8 |
Y. Momiyama, H. Sasaki, "Cryogenic electrostatic chuck", U.S. Patent 2020/0312694 A1, Oct. 1, 2020.
|
9 |
C. Lee, S. Byun, C. Song, S. Jeong, and D. Han, "Method of Etching at Low Temperature and Plasma Etching Apparatus", U.S. Patent 2019/0385860 A1, Dec. 19, 2019.
|
10 |
H. Kersten, H. Deutsch, H. Steffen, G. M. W. Kroesen, R. Hippler "The energy balance at substrate surfaces during plasma processing", Vacuum, Vol. 63, No. 3, pp. 385-431, 2001.
DOI
|
11 |
Z. Liu, B. He, F. Meng, Q. Bao, Y. Sun, S. Sun, G. Zhou, X. Cao, H. Xin, "Contact etch process optimization for RF process wafer edge yield improvement", Journal of Semiconductor, Vol. 40, No. 12, 2019.
|
12 |
Y-D. Lim, D-Y. Lee, W.J. Yoo, "Temperature of a Semiconducting Substrate Exposed to an Inductively Coupled Plasma", Journal of the Korean Physical Society, Vol. 59, No. 2, pp. 262-270, 2011.
DOI
|
13 |
K. M. Jang, K. S. Kim, "A Study on Temperature Characteristics according to Ceramic Material Stacking Sequence of Electrostatic Chuck Surface", Journal of the Semiconductor & Display Technology, Vol. 16, No. 3, pp. 116-120, 2017.
|
14 |
D. H. Kim, K. S. Kim, "A Study on Electrostatic Chuck Cooling by Ceramic Dielectric Material and Coolant path", Journal of the Semiconductor & Display Technology, Vol. 17, No. 3, pp. 85-89, 2018.
|