1 |
Jacques Gautier', Keith A. Jenkins, Jack Y.- C. Sun, "Body Charge Related Transient Effects In Floating Body So1 Nmosfet's," in IEDM'95, pp. 623-626, 1995.
|
2 |
S. Okhonin, M. Nagoga, J. M. Sallese, and P. Fazan, "A capacitor-less 1T-DRAM cell," IEEE Electron Device Lett., vol. 23, no. 2, pp. 85-87, Feb. 2002.
DOI
|
3 |
E. Yoshida and T. Tanaka, "A design of a capacitorless 1T-DRAM cell using gate-induced drain leakage (GIDL) current for low-power and high-speed embedded memory," in IEDM Tech. Dig., 2003, pp. 37.6.1-37.6.4.
|
4 |
T. Tanaka, E. Yoshida, and T. Miyashita, "Scalability study on a capacitorless 1T-DRAM: From single-gate PD-SOI to double-gate FinDRAM," in IEDM Tech. Dig., 2004, pp. 919-922.
|
5 |
Takeshi Hamamoto and Takashi Ohsawa, "Overview and Future Challenges of Floating Body RAM (FBRAM) Technology for 32nm Technology Node and Beyond," in ESSDERC 2008, pp. 25-29.
|
6 |
Viktor Sverdlov and Siegfried Selberherr, "Modeling Floating Body Z-RAM Storage Cells," PROC. 27th INTERNATIONAL CONFERENCE ON MICROELECTRONICS (MIEL 2010), NIS, SERBIA, 16-19 MAY, 2010.
|
7 |
Mark R. Pinto; kent smith; Muhammad Alam; Steven Clark; Xufeng Wang; Gerhard Klimeck; Dragica Vasileska (2014), "Padre," https://nanohub.org/resources/padre. (DOI: 10.4231/D30C4SK7Z).
|
8 |
Shaikh S. Ahmed; Saumitra Raj Mehrotra; SungGeun Kim; Matteo Mannino; Gerhard Klimeck; Dragica Vasileska; Xufeng Wang; Himadri Pal; Gloria Wahyu Budiman (2014), "MOSFet," https://nanohub.org/resources/mosfet. (DOI: 10.4231/D3Q23R14Z).
|