|
1 |
Accurate Formulas for Frequency-Dependent Resistance and Inductance Per Unit Length of On-Chip Interconnects on Lossy Silicon Substrate
Ymeri, H.;Nauwelaers, B.;Maex, K.;Roest, D.De;Vandenberghe, S.;Stucchi, M.;
/
The Institute of Electronics and Information Engineers
, v.2, no.1, pp.1-6,
|
|
2 |
Single-ended Differential RF Circuit Topologies Utilizing Complementary MOS Devices
Kim, Bonkee;Ilku Nam;Lee, Kwyro;
/
The Institute of Electronics and Information Engineers
, v.2, no.1, pp.7-18,
|
|
3 |
A Simple and Analytical Design Approach for Input Power Matched On-chip CMOS LNA
Kim, Tae-Wook;Lee, Kwyro;
/
The Institute of Electronics and Information Engineers
, v.2, no.1, pp.19-29,
|
|
4 |
2.45GHz CMOS Up-conversion Mixer & LO Buffer Design
Park, Jin-Young;Lee, Sang-Gug;Hyun, Seok-Bong;Park, Kyung-Hwan;Park, Seong-Su;
/
The Institute of Electronics and Information Engineers
, v.2, no.1, pp.30-40,
|
|
5 |
Fractional-N Frequency Synthesizer with a l-bit High-Order Interpolative Modulator for 3G Mobile Phone Application
Park, Byeong-Ha;
/
The Institute of Electronics and Information Engineers
, v.2, no.1, pp.41-48,
|
|
6 |
Monolithically Integrable RF MEMS Passives
Park, Eun-Chul;Park, Yun-Seok;Yoon, Jun-Bo;Euisik Yoon;
/
The Institute of Electronics and Information Engineers
, v.2, no.1, pp.49-55,
|
|
7 |
Spiral Inductor Design for Quality Factor
Lee, Sang-Gug;Kim, Sin-Cheol;
/
The Institute of Electronics and Information Engineers
, v.2, no.1, pp.56-58,
|
|
8 |
A Self-Consistent Semi-Analytical Model for AlGaAs/InGaAs PMHEMTs
Abdel Aziz, M.;El-Banna, M.;El-Sayed, M.;
/
The Institute of Electronics and Information Engineers
, v.2, no.1, pp.59-69,
|
|
9 |
A New Basic Element for Neural Logic Functions and Capability in Circuit Applications
Omura, Yasuhisa;
/
The Institute of Electronics and Information Engineers
, v.2, no.1, pp.70-81,
|
|
10 |
Particular aspects of drivers for VCSELs operating at multi-Gb/s
Kyriakis-Bitzaros, Efstathios D.;Katsafouros, Stavros G.;Halkias, George;
/
The Institute of Electronics and Information Engineers
, v.2, no.1, pp.82-86,
|
|
11 |
A Method for Measurement of Limiting Intrinsic Non-Uniformity Due to Process in CCD-Multiplexers for Focal Plane Arrays
Bhan, R.K.;Saxena, R.S.;
/
The Institute of Electronics and Information Engineers
, v.2, no.1, pp.87-92,
|
|