Acknowledgement
본 논문은 2023년도 정부(산업통상자원부)의 재원으로 한국산업기술진흥원의 지원을 받아 수행된 연구임(P0017011, 2023년 산업혁신인재성장지원사업)
References
- A. Agrawal, A. Jaiswal, C. Lee and K. Roy, "X-SRAM: Enabling In-Memory Boolean Computations in CMOS Static Random Access Memories," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 65, no. 12, Dec. 2018, pp. 4219-4232. https://doi.org/10.1109/TCSI.2018.2848999
- J. P. Kulkarni, A. Goel, P. Ndai and K. Roy, "A Read-Disturb-Free, Differential Sensing 1R/1W Port, 8T Bitcell Array," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 19, no. 9, Sept. 2011, pp. 1727-1730. https://doi.org/10.1109/TVLSI.2010.2055169
- S. Song and Y. Kim, "Novel In-Memory Computing Adder Using 8+T SRAM." Electronics, vol. 11, no. 6, Mar 2022.
- J. Chen, W. Zhao, Y. Wang, Y. Shu, W. Jiang and Y. Ha, "A Reliable 8T SRAM for High-Speed Searching and Logic-in-Memory Operations," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 30, no. 6, June 2022, pp. 769-780. https://doi.org/10.1109/TVLSI.2022.3164756
- J. Song, Y. Wang, X. Tang, R. Wang and R. Huang, "A 16Kb Transpose 6T SRAM In-Memory-Computing Macro based on Robust Charge-Domain Computing," 2021 IEEE Asian Solid-State Circuits Conference (A-SSCC), Busan, Korea, 2021, pp. 1-3.
- C. Yu, T. Yoo, K. T. C. Chai, T. Kim and B. Kim, "A 65-nm 8T SRAM Compute-in-Memory Macro With Column ADCs for Processing Neural Networks," IEEE Journal of Solid-State Circuits, vol. 57, no. 11, Nov. 2022, pp. 3466-3476. https://doi.org/10.1109/JSSC.2022.3162602
- C. Hong and J. Kim, "Design of In-Memory Computing Adder Using Low-Power 8+T SRAM," J. of the Korea Institute of Electronic Communication Sciences, vol. 18, no. 2, Apr. 2023, pp. 291-298
- T. Na, S. Woo, J. Kim, H. Jeong and S. Jung, "Comparative Study of Various Latch-Type Sense Amplifiers," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 22, no. 2, Feb. 2014, pp. 425-429. https://doi.org/10.1109/TVLSI.2013.2239320
- R. D. Kadhao, S. R. Kala, K. Y. B. Nithin, M. H. Vasantha and D. Dwivedi, "A 2.5 GHz, 1-Kb SRAM with Auxiliary Circuit Assisted Sense Amplifier in 65-nm CMOS Process," 2023 36th International Conference on VLSI Design and 2023 22nd International Conference on Embedded Systems (VLSID), Hyderabad, India, 2023, pp. 1-6.
- K. Soundrapandiyan, S. K. Vishvakarma and B. S. Reniwal, "Enabling Energy-Efficient In-Memory Computing With Robust Assist-Based Reconfigurable Sense Amplifier in SRAM Array," IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 13, no. 1, pp. 445-455.
- A. Morgenshtein, A. Fish and I. A. Wagner, "Gate-diffusion input (GDI): a power-efficient method for digital combinatorial circuits," 2002 IEEE transactions on very large scale integration (VLSI) systems, vol. 10, no. 5, Oct. 2022, pp. 566-581. https://doi.org/10.1109/TVLSI.2002.801578
- U. Ramadass and P. Dhavachelvan, "Modified gate diffusion input technique: a new technique for enhancing performance in full adder circuits" Procedia Technology, vol. 6, 2012, pp. 74-81. https://doi.org/10.1016/j.protcy.2012.10.010